530DA849M000DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 530DA849M000DG

530DA849M000DG: DescriptionCMOS/TTL Output Clock Oscillator, 849MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530DA849M000DG Overview

CMOS/TTL Output Clock Oscillator, 849MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530DA849M000DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	849 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS/TTL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

A programmable gate circuit diagram

Mingdan 2A3 and its applications 02

Fluorescent lamp electronic ignition circuit

Frequency output acceleration sensor circuit

Structural block diagram of battery management system based on CAN bus

IC card reader schematic diagram

Please help, how does the FPGA Ethernet data receiver perform CRC check?: I am a novice, and I have recently been learning FPGA Ethernet data transmission and reception. I have encountered some problems in CRC verification. Please help me. 1. I found some Verilog programs f...; weiruipeng FPGA/CPLD

How can I find a good job?: Female, 31, have been working for four years. I didn’t work hard in my last job and am currently unemployed. How can I find a satisfactory job?...; bob007_2008 Embedded System

Field effect tube constant current source: I made a constant current source using a field effect tube (3DJ7H). The simulation passed, but the actual circuit does not produce constant current. I don't know why. Please give me some advice! Thank...; zhangjun1960 Integrated technical exchanges

A Brief Analysis of Wireless Positioning Technology: Everyone knows that iPod Touch does not have a phone or GPS module, so how does it achieve positioning? In fact, it uses Wi-Fi positioning technology, and its principle is similar to base station posi...; Aguilera RF/Wirelessly

Problems with serial port simulation using proteus ~ Can anyone help me ~~~: Software used: proteus, SSCOM3.2, Driver XP5.1 Problem: The content of my simulation is to send data from PC to MCU, and then return the received data from MCU. When sending 00~7f (all hexadecimal num...; ty180117511 MCU

Read the program from flashrom to SDRAM and run it: When the system starts, ARM reads the program from flashrom to sdram, and the program runs in sdram. Is there anything I need to pay attention to? How can I achieve this? Although I use a nor type fla...; happybean Embedded System

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components