EEWORLDEEWORLDEEWORLD

Part Number

Search

531MC174M000DG

Description
LVPECL Output Clock Oscillator, 174MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

531MC174M000DG Overview

LVPECL Output Clock Oscillator, 174MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531MC174M000DG Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
package instructionROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Codeunknown
Other featuresTRAY
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability7%
JESD-609 codee4
Manufacturer's serial number531
Installation featuresSURFACE MOUNT
Nominal operating frequency174 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVPECL
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage3.63 V
Minimum supply voltage2.97 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
I'm going to pass on a good book.
This book is the best book I have read since I started learning DSP. It talks about developing DSP programs with C/C++, but C is more of a programming language. I hope it will be helpful to everyone. ...
wenhuawu DSP and ARM Processors
Undertake embedded system development. ARM, DSP, Vxworks, etc.
We undertake embedded system development in ARM, DSP, Vxworks, etc. Quality assurance and strong development capabilities will definitely satisfy you! Our strengths: Successfully developed a number of...
rain MCU
Looking for a design paper on a sine wave signal source for impedance network testing based on FPGA
Verilog hdl programming, button control, with phase-locked loop, amplifier, LCD display, amplitude -2 to — +2v, error %0.1, frequency 1khz--200khz, output sine wave, I graduated recently and need it u...
gly2009 FPGA/CPLD
Parking Robot Embedded Engineer Recruitment
We are looking for embedded engineers. We are located in Zhuhai. Our company is Zhuhai Liting Intelligent Technology Co., Ltd. Please send your resume to colenda@126.com. Job responsibilities: 1. Acco...
misozhang Recruitment
C++ Computer Vision OpenCV Official Introduction (2017 Edition)
Computer vision is an emerging discipline developed on the basis of image processing. OpenCV is an open source computer vision library and one of the two major image processing tools funded by Intel. ...
arui1999 Download Centre
Why can't some pins of LPC1115 be configured as RXD when they can be configured as such?
I am using LPC1115JBD48/303, and found that some pins that can be configured as RXD cannot be configured. The code is as follows: LPC_SYSCON->SYSAHBCLKCTRL |= (1 PIO3_0 |= 0x03; //Configure P3.0 as TX...
milan111 NXP MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2286  2519  81  867  2606  47  51  2  18  53 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号