DAPS15S6TLF datasheet, PDF - EEWORLD Datasheet

DAPS15S6TLF: DescriptionD Subminiature Connector, 15 Contact(s), Female, Wire Wrap Terminal, LEAD FREE; CategoryThe connector The connector; File Size175KB，1 Pages; ManufacturerAmphenol; Websitehttp://www.amphenol.com/; Environmental Compliance

Download Datasheet Parametric View All

DAPS15S6TLF Overview

D Subminiature Connector, 15 Contact(s), Female, Wire Wrap Terminal, LEAD FREE

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Amphenol
package instruction	LEAD FREE
Reach Compliance Code	compliant
Connector type	D SUBMINIATURE CONNECTOR
Contact to complete cooperation	GOLD (8) OVER NICKEL
Contact completed and terminated	GOLD (8) OVER NICKEL
Contact point gender	FEMALE
Contact material	COPPER ALLOY
DIN compliance	NO
empty shell	NO
Filter function	NO
IEC compliance	NO
insulator material	POLYETHYLENE
JESD-609 code	e4
MIL compliance	NO
Manufacturer's serial number	DP
Mixed contacts	NO
Installation type	BOARD
Options	GENERAL PURPOSE
Shell surface	TIN
Shell material	STEEL
Housing size	2/A
Termination type	WIRE WRAP
Total number of contacts	15
UL Flammability Code	94V-0

C-DSUB-0067

PDM: Rev:F

STATUS:

Released

Printed: Aug 23, 2006

430 Project References: [i=s]This post was last edited by paulhyde on 2014-9-15 09:09[/i]430 project reference materials, pretty good...; 江汉大学南瓜 Electronics Design Contest

at89s51 electronic clock: Can anyone give me an electronic clock design? In a single-chip microcomputer application system, a real-time clock is often needed for timing, measurement and control. Since the advent of the single-...; WGGIJLCGEQ Embedded System

L092: 430 just came out with the industry's first 0.9V power supply chip L092. No one seems to have mentioned this in the forum, so here is a link for those interested: http://focus.ti.com.cn/cn/mcu/docs/qu...; dsh__zhou Microcontroller MCU

Verilog blocking/non-blocking usage basics: Two key points: × Using blocking assignment in the always block that describes the combinational logic will synthesize the circuit structure of the combinational logic. × Using non-blocking assignment...; eeleader FPGA/CPLD

stm8 input capture: Now my tim1 outputs complementary PWM with a fixed frequency, and I want to detect its rising edge (input capture), can it only be achieved with tim1?...; sang523 stm32/stm8

I don't know whether to create a new input method project by creating a DLL project or an ATL-COM project?: I am going to develop a new input method using EVC4.0 SP4 on the WINCE 5.0 platform. I have found some articles on the Internet, but I still don't know whether to create a new input method project by ...; jackxu007 Embedded System

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components