51762-I0307100CBLF datasheet, PDF

51762-I0307100CBLF: DescriptionBoard Connector, 74 Contact(s), 4 Row(s), Female, Right Angle, Press Fit Terminal, Receptacle, LEAD FREE; CategoryThe connector The connector; File Size253KB，3 Pages; ManufacturerAmphenol; Websitehttp://www.amphenol.com/; Environmental Compliance

Download Datasheet Parametric View All

51762-I0307100CBLF Overview

Board Connector, 74 Contact(s), 4 Row(s), Female, Right Angle, Press Fit Terminal, Receptacle, LEAD FREE

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Amphenol
package instruction	LEAD FREE
Reach Compliance Code	compliant
Other features	TERMINAL PITCH FOR POWER CONTACTS: 6.35 MM
Body/casing type	RECEPTACLE
Connector type	BOARD CONNECTOR
Contact to complete cooperation	TIN (79)
Contact completed and terminated	TIN (79)
Contact point gender	FEMALE
Contact material	COPPER ALLOY
DIN compliance	NO
Filter function	NO
IEC compliance	NO
JESD-609 code	e3
MIL compliance	NO
Manufacturer's serial number	51762
Mixed contacts	YES
Installation method	RIGHT ANGLE
Installation type	BOARD
Number of rows loaded	4
Options	GENERAL PURPOSE
Terminal pitch	2.54 mm
Termination type	PRESS FIT
Total number of contacts	74
UL Flammability Code	94V-0

PDM: Rev:K

STATUS:

Released

Printed: Dec 20, 2010

Helper2416-15——Bare Metal Part 7——ARM Working Mode & PSR Introduction & Stack Initialization: [align=center][b][font=楷体, 楷体_GB2312][size=5][color=#ff00ff]Bare Metal Part 7 - ARM Working Mode & PSR Introduction & Stack Initialization[/color][/size][/font][/b][/align] [align=center][color=#ff00]...; yuanlai2010 Embedded System

LM3S3739 SSI initialization call library setting hardware simulation is to enter FaultISR?: LM3S3739 SSI initialization calls the peripheral library to set IO to SSI mode, then enters FaultISR? Software simulation is fine! 1. // PA2 SSI0CLK(SSCK)GPIOPinTypeSSI(GPIO_PORTA_BASE, GPIO_PIN_2); /...; yuchenglin Microcontroller MCU

Is there a communication group for this year's national competition?: There is not much time left for the national competition. How are you preparing?...; 18811707971 Electronics Design Contest

I want to know why the universal programmer supports so many chips.: Does anyone have the circuit diagram of the universal programmer and its software description? My email address is linsheng_111@163.com. I am looking for knowledge with high scores. . . . ....; sdsongth Embedded System

Playing with Zynq Serial 42——[ex61] Image Laplacian Sharpening Processing of OV5640 Camera: 1 System Overview As shown in the figure, this is the principle block diagram of the entire video acquisition system. At the beginning of power-on, the FPGA needs to initialize the register configurat...; ove学习使我快乐 FPGA/CPLD

TI Reading: Designing an isolated I2C bus interface using digital isolators: [i=s]This post was last edited by dontium on 2015-1-23 13:33[/i] This article first briefly introduces the working principle of the I2C bus, and then introduces how to design an isolated I2C interface...; 安_然 Analogue and Mixed Signal

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components