9DB633AGILFT datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > semiconductor> logic> 9DB633AGILFT

9DB633AGILFT: Description9DB SERIES, PLL BASED CLOCK DRIVER, 6 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO28; Categorysemiconductor logic; File Size197KB，14 Pages; ManufacturerIDT (Integrated Device Technology, Inc.); Websitehttp://www.idt.com/

Download Datasheet Parametric Compare View All

9DB633AGILFT Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	9DB633AGILFT	-	-	View	Buy Now

9DB633AGILFT Overview

9DB SERIES, PLL BASED CLOCK DRIVER, 6 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO28

9DB633AGILFT Parametric

Parameter Name	Attribute value
Number of functions	1
Number of terminals	28
Maximum operating temperature	85 Cel
Minimum operating temperature	-40 Cel
Maximum supply/operating voltage	3.46 V
Minimum supply/operating voltage	3.14 V
Rated supply voltage	3.3 V
Processing package description	4.40 MM, 0.65 MM PITCH, ROHS COMPLIANT, MO-153, TSSOP-28
Lead-free	Yes
EU RoHS regulations	Yes
state	ACTIVE
packaging shape	RECTANGULAR
Package Size	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
surface mount	Yes
Terminal form	GULL WING
Terminal spacing	0.6500 mm
terminal coating	MATTE TIN
Terminal location	DUAL
Packaging Materials	PLASTIC/EPOXY
Temperature level	INDUSTRIAL
series	9DB
Output characteristics	3-ST
Enter conditions	DIFFERENTIAL
Logic IC type	PLL BASED CLOCK DRIVER
Number of inverted outputs	0.0
Real output number	6
Maximum same-side bending	0.0500 ns

Preview

Download Datasheet

View All

DATASHEET

Six Output Differential Buffer for PCIe Gen3

Recommended Application:

6 output PCIe Gen3 zero-delay/fanout buffer

General Description:

The 9DB633 zero-delay buffer supports PCIe Gen3

requirements, while being backwards compatible to PCIe

Gen2 and Gen1. The 9DB633 is driven by a differential SRC

output pair from an IDT 932S421 or 932SQ420 or equivalent

main clock generator. It attenuates jitter on the input clock

and has a selectable PLL bandwidth to maximize

performance in systems with or without Spread-Spectrum

clocking. An SMBus interface allows control of the PLL

bandwidth and bypass options, while 2 clock request (OE#)

pins make the 9DB633 suitable for Express Card

applications.

Key Specifications:

•

Cycle-to-cycle jitter < 50 ps

•

Output-to-output skew < 50 ps

•

PCIe Gen3 phase jitter < 1.0ps RMS

Block Diagram

9DB633

Features/Benefits:

•

OE# pins/Suitable for Express Card applications

•

PLL or bypass mode/PLL can dejitter incoming clock

•

Selectable PLL bandwidth/minimizes jitter peaking in

downstream PLL's

•

Spread Spectrum Compatible/tracks spreading input

clock for low EMI

•

SMBus Interface/unused outputs can be disabled

Output Features:

•

6 - 0.7V current mode differential HCSL output pairs

OE1#

OE4#

DIF1

SRC_IN

SRC_IN#

SPREAD

COMPATIBLE

PLL

DIF4

PLL_BW

SMBDAT

SMBCLK

DIF(0,2,3,5)

CONTROL

LOGIC

IREF

IDT

Six Output Differential Buffer for PCIe Gen3

1668F—10/20/16

9DB633AGILFT Related Products

	9DB633AGILFT	9DB633	9DB633AFILF	9DB633AFLF	9DB633AFLIFT	9DB633AGILF
Description	9DB SERIES, PLL BASED CLOCK DRIVER, 6 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO28	9DB SERIES, PLL BASED CLOCK DRIVER, 6 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO28	9DB SERIES, PLL BASED CLOCK DRIVER, 6 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO28	9DB SERIES, PLL BASED CLOCK DRIVER, 6 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO28	9DB SERIES, PLL BASED CLOCK DRIVER, 6 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO28	9DB SERIES, PLL BASED CLOCK DRIVER, 6 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO28
Number of functions	1	1	1	1	1	1
Number of terminals	28	28	28	28	28	28
Maximum operating temperature	85 Cel	85 Cel	85 Cel	85 Cel	85 Cel	85 Cel
Minimum operating temperature	-40 Cel	-40 Cel	-40 Cel	-40 Cel	-40 Cel	-40 Cel
Maximum supply/operating voltage	3.46 V	3.46 V	3.46 V	3.46 V	3.46 V	3.46 V
Minimum supply/operating voltage	3.14 V	3.14 V	3.14 V	3.14 V	3.14 V	3.14 V
Rated supply voltage	3.3 V	3.3	3.3	3.3	3.3	3.3
Processing package description	4.40 MM, 0.65 MM PITCH, ROHS COMPLIANT, MO-153, TSSOP-28	4.40 MM, 0.65 MM PITCH, ROHS COMPLIANT, MO-153, TSSOP-28	4.40 MM, 0.65 MM PITCH, ROHS COMPLIANT, MO-153, TSSOP-28	4.40 MM, 0.65 MM PITCH, ROHS COMPLIANT, MO-153, TSSOP-28	4.40 MM, 0.65 MM PITCH, ROHS COMPLIANT, MO-153, TSSOP-28	4.40 MM, 0.65 MM PITCH, ROHS COMPLIANT, MO-153, TSSOP-28
EU RoHS regulations	Yes	Yes	Yes	Yes	Yes	Yes
state	ACTIVE	Active	Active	Active	Active	Active
packaging shape	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR
Package Size	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
surface mount	Yes	YES	YES	YES	YES	YES
Terminal form	GULL WING	GULL WING	GULL WING	GULL WING	GULL WING	GULL WING
Terminal spacing	0.6500 mm	0.6500 mm	0.6500 mm	0.6500 mm	0.6500 mm	0.6500 mm
terminal coating	MATTE TIN	MATTE TIN	MATTE TIN	MATTE TIN	MATTE TIN	MATTE TIN
Terminal location	DUAL	DUAL	DUAL	DUAL	DUAL	DUAL
Packaging Materials	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY
Temperature level	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL
series	9DB	9DB	9DB	9DB	9DB	9DB
Output characteristics	3-ST	3-STATE	3-STATE	3-STATE	3-STATE	3-STATE
Enter conditions	DIFFERENTIAL	DIFFERENTIAL	DIFFERENTIAL	DIFFERENTIAL	DIFFERENTIAL	DIFFERENTIAL
Logic IC type	PLL BASED CLOCK DRIVER	PLL BASED CLOCK DRIVER	PLL BASED CLOCK DRIVER	PLL BASED CLOCK DRIVER	PLL BASED CLOCK DRIVER	PLL BASED CLOCK DRIVER
Number of inverted outputs	0.0	0.0	0.0	0.0	0.0	0.0
Real output number	6	6	6	6	6	6
Maximum same-side bending	0.0500 ns	0.0500 ns	0.0500 ns	0.0500 ns	0.0500 ns	0.0500 ns
each_compli	-	Yes	Yes	Yes	Yes	Yes
sub_category	-	Clock Drivers	Clock Drivers	Clock Drivers	Clock Drivers	Clock Drivers
jesd_30_code	-	R-PDSO-G28	R-PDSO-G28	R-PDSO-G28	R-PDSO-G28	R-PDSO-G28
jesd_609_code	-	e3	e3	e3	e3	e3
Load preset input	-	YES	YES	YES	YES	YES
moisture_sensitivity_level	-	1	1	1	1	1
ckage_code	-	TSSOP	TSSOP	TSSOP	TSSOP	TSSOP
ckage_equivalence_code	-	TSSOP28,.25	TSSOP28,.25	TSSOP28,.25	TSSOP28,.25	TSSOP28,.25
eak_reflow_temperature__cel_	-	260	260	260	260	260
wer_supplies__v_	-	3.3	3.3	3.3	3.3	3.3
qualification_status	-	COMMERCIAL	COMMERCIAL	COMMERCIAL	COMMERCIAL	COMMERCIAL
seated_height_max	-	1.2 mm	1.2 mm	1.2 mm	1.2 mm	1.2 mm
ime_peak_reflow_temperature_max__s_	-	30	30	30	30	30
length	-	9.7 mm	9.7 mm	9.7 mm	9.7 mm	9.7 mm
width	-	4.4 mm	4.4 mm	4.4 mm	4.4 mm	4.4 mm

Recommended Resources

Inverter circuit part 5b

Circuit 2 for controlling one light in multiple places

Feiyue WP-600 computerized microwave oven wiring diagram

Right leg driven electrocardiogram amplification circuit

Programmable switched capacitor low pass filter circuit diagram

Volume adjustment network using TDA4290

[求助] ARM觀念請教: 各位前輩們好，小弟在這裡有幾個問題想要請教大家1. ARM目前最新的版本是[align=center][color=#000][backcolor=rgb(242, 242, 242)][font=sans-serif][size=15px]Cortex-M4嗎？新的版本跟舊的版本之間的主要差異是什麼？如果我學新版的ARM，觀念是可以完全套用於舊版的ARM嗎？[/size][/font][/bac...; kenny0531 Embedded System

Introduction to the ideas and methods of MCU serial port to CAN: In the process of embedded product development, you may face the problem of insufficient CAN channels. How to choose a suitable conversion module to solve this problem? The following will explain the ...; Jacktang Microcontroller MCU

Embedded software design topic. Please give me some advice.: Dear experts in eeworld, I would like to ask the following question. I will be facing a design course. I would like to ask which of the following design topics is simpler. A 1) Step motor interface an...; yoshiki117 Embedded System

The top 10 private chip design companies in China are announced, and this image sensor design company wins the championship: Hurun Research Institute released the "2020 Hurun China Top 10 Private Chip Design Enterprises", which lists the top 10 local private chip design enterprises in China, ranked by market value or valuat...; okhxyyo Domestic Chip Exchange

ucos-III delay problem help: The delay is seriously wrong and no matter how I change the value of OS_CFG_TICK_RATE_HZ, it will not affect the delay. Please help me solve it, thank you....; duzailian Real-time operating system RTOS

Where did you buy your Ulink2? Can you recommend one?: Where did you buy your Ulink2? Can you recommend one?...; leo2222 stm32/stm8

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components