2200SAG100822KB datasheet, PDF

2200SAG100822KB: DescriptionStrain Guage Sensor, Absolute, 0Psi Min, 100Psi Max, 0.15%, 0-10V, Cylindrical; CategoryThe sensor Sensor/transducer; File Size507KB，4 Pages; ManufacturerGems Sensors & Controls

Download Datasheet Parametric View All

2200SAG100822KB Overview

Strain Guage Sensor, Absolute, 0Psi Min, 100Psi Max, 0.15%, 0-10V, Cylindrical

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Reach Compliance Code	unknow
Maximum accuracy(%)	0.15%
shell	STAINLESS STEEL
Nominal offset	0V
Maximum operating temperature	80 °C
Minimum operating temperature	-20 °C
Output range	0-10V
Output type	ANALOG VOLTAGE
Package Shape/Form	CYLINDRICAL
port type	1/8 NPT
Maximum pressure range	100 Psi
Minimum pressure range
Pressure sensing mode	ABSOLUTE
Sensor/Transducer Type	PRESSURE SENSOR,STRAIN GUAGE
Maximum supply voltage	35 V
Minimum supply voltage	1.5 V
Termination type	PLASTIC CABLE GLAND
Base Number Matches	1

Transformer noise: When the ADJ voltage is more than 10V, there is a squeaking noise, but when it is adjusted to about 20V, the noise disappears. Why is this happening?...; tangwei8802429 Analog electronics

Fishing alone at the canal: [b]Fishing Alone at the Canal Head[/b][color=rgb(0, 0, 0)][font=Helvetica, Arial, sans-serif]Selfie (homemade mobile phone holder installed on a homemade parasol pole) Fishing Alone at the Canal Head[...; wangfuchong Talking

I would like to ask you: The device under wince does not support overlapping IO? What is overlapping IO? ?: As the title says: Does it mean full duplex?...; naphu Embedded System

【Talk about DSP】Share my DSP development experience: [align=left][font=楷体,楷体_GB2312][size=4][color=red]I am very interested in the DSP essay solicitation activity! It has been almost a week since the activity started, but no one has participated. Is eve...; 37°男人 DSP and ARM Processors

FPGA simulation and hardware debugging results: I use FPGA to run an ARM soft core and test a program to light up an LED. The simulation result is consistent with what I want (the top LED port has output), but after downloading it to the FPGA devel...; roc2 FPGA/CPLD

How to use design language to implement circuits and increase circuit speed?: 1. Use parallel structure. Use pipeline method; 2. Use full synchronization design; 3. Use CASE statement instead of IF with priority ....ELSIF ....ELSIF...; eeleader FPGA/CPLD

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components