EEWORLDEEWORLDEEWORLD

Part Number

Search

TMP82C55AP-10

Description
CMOS PROGRAMMABLE PERIPHERAL INTERFACE
CategoryThe embedded processor and controller    Microcontrollers and processors   
File Size793KB,39 Pages
ManufacturerToshiba Semiconductor
Websitehttp://toshiba-semicon-storage.com/
Download Datasheet Parametric Compare View All

TMP82C55AP-10 Overview

CMOS PROGRAMMABLE PERIPHERAL INTERFACE

TMP82C55AP-10 Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
MakerToshiba Semiconductor
Parts packaging codeDIP
package instructionDIP,
Contacts40
Reach Compliance Codeunknow
ECCN codeEAR99
External data bus width8
JESD-30 codeR-PDIP-T40
JESD-609 codee0
length50.7 mm
Number of I/O lines24
Number of ports3
Number of terminals40
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Package body materialPLASTIC/EPOXY
encapsulated codeDIP
Package shapeRECTANGULAR
Package formIN-LINE
Peak Reflow Temperature (Celsius)NOT SPECIFIED
Certification statusNot Qualified
Maximum seat height4.8 mm
Maximum slew rate5 mA
Maximum supply voltage5.5 V
Minimum supply voltage4.5 V
Nominal supply voltage5 V
surface mountNO
technologyCMOS
Temperature levelINDUSTRIAL
Terminal surfaceTin/Lead (Sn/Pb)
Terminal formTHROUGH-HOLE
Terminal pitch2.54 mm
Terminal locationDUAL
Maximum time at peak reflow temperatureNOT SPECIFIED
width15.24 mm
uPs/uCs/peripheral integrated circuit typePARALLEL IO PORT, GENERAL PURPOSE

TMP82C55AP-10 Related Products

TMP82C55AP-10 TMP82C55AP-2 TMP82C55AM-10 TMP82C55AM-2 TMP82C55A
Description CMOS PROGRAMMABLE PERIPHERAL INTERFACE CMOS PROGRAMMABLE PERIPHERAL INTERFACE CMOS PROGRAMMABLE PERIPHERAL INTERFACE CMOS PROGRAMMABLE PERIPHERAL INTERFACE CMOS PROGRAMMABLE PERIPHERAL INTERFACE
Is it Rohs certified? incompatible incompatible incompatible incompatible -
Maker Toshiba Semiconductor Toshiba Semiconductor Toshiba Semiconductor Toshiba Semiconductor -
Parts packaging code DIP DIP SSOP SSOP -
package instruction DIP, DIP, SSOP, SSOP, -
Contacts 40 40 40 40 -
Reach Compliance Code unknow unknow unknow unknow -
ECCN code EAR99 EAR99 EAR99 EAR99 -
External data bus width 8 8 8 8 -
JESD-30 code R-PDIP-T40 R-PDIP-T40 R-PDSO-G40 R-PDSO-G40 -
JESD-609 code e0 e0 e0 e0 -
length 50.7 mm 50.7 mm 17.5 mm 17.5 mm -
Number of I/O lines 24 24 24 24 -
Number of ports 3 3 3 3 -
Number of terminals 40 40 40 40 -
Maximum operating temperature 85 °C 85 °C 85 °C 85 °C -
Minimum operating temperature -40 °C -40 °C -40 °C -40 °C -
Package body material PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY -
encapsulated code DIP DIP SSOP SSOP -
Package shape RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR -
Package form IN-LINE IN-LINE SMALL OUTLINE, SHRINK PITCH SMALL OUTLINE, SHRINK PITCH -
Peak Reflow Temperature (Celsius) NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED -
Certification status Not Qualified Not Qualified Not Qualified Not Qualified -
Maximum seat height 4.8 mm 4.8 mm 2.8 mm 2.8 mm -
Maximum slew rate 5 mA 5 mA 5 mA 5 mA -
Maximum supply voltage 5.5 V 5.5 V 5.5 V 5.5 V -
Minimum supply voltage 4.5 V 4.5 V 4.5 V 4.5 V -
Nominal supply voltage 5 V 5 V 5 V 5 V -
surface mount NO NO YES YES -
technology CMOS CMOS CMOS CMOS -
Temperature level INDUSTRIAL INDUSTRIAL INDUSTRIAL INDUSTRIAL -
Terminal surface Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) -
Terminal form THROUGH-HOLE THROUGH-HOLE GULL WING GULL WING -
Terminal pitch 2.54 mm 2.54 mm 0.8 mm 0.8 mm -
Terminal location DUAL DUAL DUAL DUAL -
Maximum time at peak reflow temperature NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED -
width 15.24 mm 15.24 mm 8.8 mm 8.8 mm -
uPs/uCs/peripheral integrated circuit type PARALLEL IO PORT, GENERAL PURPOSE PARALLEL IO PORT, GENERAL PURPOSE PARALLEL IO PORT, GENERAL PURPOSE PARALLEL IO PORT, GENERAL PURPOSE -
Resistance analysis
Resistance analysis...
安_然 Analog electronics
[Project Source Code] Six Golden Rules for Naming Verilog Code Based on FPGA
Six golden rules for Verilog code namingFPGA development circleSixgolden rules for naming in Verilog code.   1. Naming of system-level signals.  System-level signals refer to global signals such as re...
小梅哥 FPGA/CPLD
It is said that the 25 most classic sentences in the world
1. Remember what you should remember and forget what you should forget. Change what you can change and accept what you cannot change. 2. The only thing that can wash away everything is time, except te...
maker Talking
Spread the points! At the same time, we are looking for Beijing WINCE developers to join the "Embedded Technology Outsourcing Group"
Helping a friend to post this news, please support us! As the title says! Sincerely invite WINCE technology experts in Beijing to join the "Embedded Technology Outsourcing Group", which will release s...
awei0706 Embedded System
Display bit variable icon--LCD display
Application Example : Using TOPWAY Smart LCD (HMT050CC-C) to display bit variable icons The first stepis to create a project The second step isto create a page and import the background image Step 3:A...
慈俭不敢为人先 Industrial Control Electronics
The Anti-Monopoly Law is expected to be issued, and the telecommunications industry will not be treated in a one-size-fits-all manner
The Anti-Monopoly Law is expected to be issued, and the telecommunications industry will not be treated in a one-size-fits-all manner 2006-7-19  After 12 years of preparation, the draft of the Anti-mo...
hkn RF/Wirelessly

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2544  1195  2843  2930  2551  52  25  58  59  51 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号