AP061A820KQT2A datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> capacitor> AP061A820KQT2A

AP061A820KQT2A: DescriptionCeramic Capacitor, Multilayer, Ceramic, 100V, 10% +Tol, 10% -Tol, C0G, 30ppm/Cel TC, 0.000082uF, Surface Mount, 1206, CHIP; CategoryPassive components capacitor; File Size145KB，3 Pages; ManufacturerAVX; Environmental Compliance

Download Datasheet Parametric View All

AP061A820KQT2A Overview

Ceramic Capacitor, Multilayer, Ceramic, 100V, 10% +Tol, 10% -Tol, C0G, 30ppm/Cel TC, 0.000082uF, Surface Mount, 1206, CHIP

AP061A820KQT2A Parametric

Parameter Name	Attribute value
Is it lead-free?	Contains lead
Is it Rohs certified?	conform to
Maker	AVX
package instruction	CHIP
Reach Compliance Code	compliant
ECCN code	EAR99
capacitance	0.000082 µF
Capacitor type	CERAMIC CAPACITOR
dielectric materials	CERAMIC
high	0.94 mm
JESD-609 code	e2
Installation features	SURFACE MOUNT
multi-layer	Yes
negative tolerance	10%
Number of terminals	2
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Package shape	RECTANGULAR PACKAGE
Package form	SMT
method of packing	TR, PAPER, 7 INCH
positive tolerance	10%
Rated (DC) voltage (URdc)	100 V
size code	1206
surface mount	YES
Temperature characteristic code	C0G
Temperature Coefficient	30ppm/Cel ppm/°C
Terminal surface	Tin/Nickel (Sn/Ni)
Terminal shape	WRAPAROUND

Preview

Download Datasheet

View All

APS Series

APS for COTS+ Applications

GENERAL DESCRIPTION

As part of our continuing support to high reliability customers, AVX

has launched an Automotive Plus Series of parts (APS) qualified and manufactured

in accordance with automotive AEC-Q200 standard. Each production batch is qual-

ity tested to an enhanced requirement and shipped with a certificate of conformance.

On a quarterly basis a reliability package is issued to all APS customers.

A detailed qualification package is available on request and contains results on a

range of part numbers including:

• X7R dielectric components containing BME electrode and copper terminations

with a Ni/Sn plated overcoat.

• X7R dielectric components BME electrode and soft terminations with a Ni/Sn

plated overcoat (FLEXITERM

• X7R for Hybrid applications.

• NP0 dielectric components containing Pd/Ag electrode and silver termination with

a Ni/Sn plated overcoat.

We are also able to support customers who require an AEC-Q200 grade component

finished with Tin/Lead.

HOW TO ORDER

AP03

Size

AP03=0603

AP05=0805

AP06=1206

AP10=1210

AP12=1812

Voltage

16V = Y

25V = 3

50V = 5

100V = 1

200V = 2

500V = 7

Dielectric

NP0 = A

X7R = C

104

Capacitance

Code (In pF)

2 Significant Digits +

Number of Zeros

e.g. 10μF = 106

Capacitance

Tolerance

J = ±5%

K = ±10%

M = ±20%

Special Code

A = Std. Product

Failure Rate

Packaging

Terminations

Q = APS

T = Plated Ni and Sn** 2 = 7" Reel

4 = 13" Reel

Z = FLEXITERM

U = Conductive Epoxy**

B = 5% min lead

X = FLEXITERM

with

5% min lead

Z, U, X for X7R only

**RoHS compliant

NOTE: Contact factory for availability of Termination and Tolerance Options for Specific Part Numbers.

Recommended Resources

trigger pulse generator circuit

Tutorial on voice-activated switch circuit b

Herbalife SDX-51A (52A) series computerized disinfection cabinet wiring diagram

Battery charger circuit diagram using LT1513

Hysteresis-free phase control circuit

Automatic opening and closing curtain controller circuit

Assembly sorting (waiting online...): 代码如下。。。。。。。。DATA SEGMENTXX DB 10, 9, 8, 7, 6, 5, 4, 3, 2,1, 0DH, 0AH, '$'IDB 9JDB 0LASTXCHGDB ?STACK SEGMENTDB 100 DUP(?)STACK ENDSDATA ENDSCODE SEGMENTASSUME CS:CODE,DS:DATA,SS:STACKSTART:MOV AX,DATA...; liuwy Embedded System

How does 6045 generate pwm waves: How to use pwm wave to adjust the backlight on the 6045 development board launched by Shenzhen Tianmo Technology Company? I made corresponding modifications to the board-sam9m10g45ek.c file in the ker...; yjh19891026 Linux and Android

Solution for buffer simulation not working: This statement SYSCLK: buffer std_logic; will report an error during simulation, so you need to change this statement SYSCLK: OUT STD_LOGIC;. At this time, sysclk is defined as the OUT output signal. ...; 刘123 FPGA/CPLD

DSP5509 Schematic Diagram: DSP5509 schematic diagram...; Jacktang DSP and ARM Processors

Sharing of self-built Altium Designer 3D library: Self-built AD9 3D practice model file:Built PCB library with 3D:CAD plan:[[i] This post was last edited by Qingye Piaoling on 2013-12-4 18:01[/i]]...; 青叶漂零 PCB Design

[New Year Cool Learning] Question 9: Don’t understand the amplifier circuit and filter circuit?: [font=微软雅黑][b]hbsqpl asked: I am a novice, I don't understand the amplifier circuit and the filter circuit[/b] [b] xu__changhua replied: [/b] The main function of the triode is to amplify, but it only...; soso Analog electronics

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components