CM8063101049806S/SR0SZ datasheet, PDF

Datasheet> All Categories > The embedded processor and controller> Microcontrollers and processors> CM8063101049806S/SR0SZ

Preview

CM8063101049806S/SR0SZ: DescriptionRISC Microprocessor, 64-Bit, 1730MHz,; CategoryThe embedded processor and controller Microcontrollers and processors; File Size3MB，172 Pages; ManufacturerIntel; Websitehttp://www.intel.com/; Environmental Compliance

Download Datasheet Parametric Compare View All

CM8063101049806S/SR0SZ Overview

RISC Microprocessor, 64-Bit, 1730MHz,

CM8063101049806S/SR0SZ Parametric

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Maker	Intel
package instruction	, LGA1248,38X38,50
Reach Compliance Code	compliant
bit size	64
Number of terminals	1248
Package body material	PLASTIC/EPOXY
Encapsulate equivalent code	LGA1248,38X38,50
power supply	1,1.2,1.8,3.3 V
Certification status	Not Qualified
speed	1730 MHz
Maximum slew rate	35000 mA
surface mount	YES
uPs/uCs/peripheral integrated circuit type	MICROPROCESSOR, RISC

Preview

Download Datasheet

View All

Intel

Itanium

Processor 9300

Series and 9500 Series

Intel

Itanium

Processor

Quad-Core 1.86-1.73 GHz

Quad-Core 1.73-1.60 GHz

Quad-Core 1.60-1.46 GHz

Quad-Core 1.46-1.33 GHz

Dual-Core 1.60 GHz Fixed

with 24 MB L3 Cache 9350

with 20 MB L3 Cache 9340

with 20 MB L3 Cache 9330

with 16 MB L3 Cache 9320

Frequency with 10 MB L3 Cache 9310

Eight-Core 2.53 GHz with 32 MB LLC Cache 9560

Four-Core 2.40 GHz with 32 MB LLC Cache 9550

Eight-Core 2.13 GHz with 24 MB LLC Cache 9540

Four-Core 1.73 GHz with 20 MB LLC Cache 9520

Datasheet

November 2012

Reference Number: 322821-002

INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED,

BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS

PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER

AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING

LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY

PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

A “Mission Critical Application” is any application in which failure of the Intel Product could result, directly or indirectly, in personal

injury or death. SHOULD YOU PURCHASE OR USE INTEL'S PRODUCTS FOR ANY SUCH MISSION CRITICAL APPLICATION, YOU

SHALL INDEMNIFY AND HOLD INTEL AND ITS SUBSIDIARIES, SUBCONTRACTORS AND AFFILIATES, AND THE DIRECTORS,

OFFICERS, AND EMPLOYEES OF EACH, HARMLESS AGAINST ALL CLAIMS COSTS, DAMAGES, AND EXPENSES AND REASONABLE

ATTORNEYS' FEES ARISING OUT OF, DIRECTLY OR INDIRECTLY, ANY CLAIM OF PRODUCT LIABILITY, PERSONAL INJURY, OR DEATH

ARISING IN ANY WAY OUT OF SUCH MISSION CRITICAL APPLICATION, WHETHER OR NOT INTEL OR ITS SUBCONTRACTOR WAS

NEGLIGENT IN THE DESIGN, MANUFACTURE, OR WARNING OF THE INTEL PRODUCT OR ANY OF ITS PARTS.

Intel may make changes to specifications and product descriptions at any time, without notice. Designers must not rely on the

absence or characteristics of any features or instructions marked “reserved” or “undefined”. Intel reserves these for future

definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them. The

information here is subject to change without notice. Do not finalize a design with this information.

The products described in this document may contain design defects or errors known as errata which may cause the product to

deviate from published specifications. Current characterized errata are available on request.

Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order.

Copies of documents which have an order number and are referenced in this document, or other Intel literature, may be obtained

by calling 1-800-548-4725, or go to: http://www.intel.com/design/literature.htm%20

C is a two-wire communication bus /protocol developed by Phillips. SMBus is a subset of the I

C bus/protocol developed by Intel.

Implementation of the I

C bus/protocol or the SMBus bus/protocol may require licenses from various entities, including Phillips

Electronics, N.V. and North American Phillips Corporation.

Intel® Virtualization Technology requires a computer system with an enabled Intel® processor, BIOS, virtual machine monitor

(VMM) and, for some uses, certain computer system software enabled for it. Functionality, performance or other benefits will vary

depending on hardware and software configurations and may require a BIOS update. Software applications may not be compatible

with all operating systems. Please check with your application vendor.

Intel, Itanium, and the Intel logo are trademarks of Intel Corporation in the U. S. and\or other countries.

*Other names and brands may be claimed as the property of others.

Intel

Itanium

Processor 9300 Series and 9500 Series Datasheet

Contents

Introduction

.............................................................................................................. 9

1.1

Overview ........................................................................................................... 9

1.2

Architectural Overview ....................................................................................... 15

1.2.1 Intel

Itanium

Processor 9300 Series Overview ....................................... 15

1.2.2 Intel

Itanium

Processor 9500 Series Overview ....................................... 16

1.3

Processor Feature Comparison ............................................................................ 19

1.4

Processor Abstraction Layer ................................................................................ 20

1.5

Mixing Processors of Different Frequencies and Cache Sizes .................................... 20

1.6

Terminology ..................................................................................................... 20

1.7

State of Data .................................................................................................... 21

1.8

Reference Documents ........................................................................................ 21

Electrical Specifications

........................................................................................... 23

2.1

Intel

QuickPath Interconnect and Intel

Scalable Memory Interconnect

Differential Signaling ......................................................................................... 23

2.2

Signal Groups ................................................................................................... 24

2.3

Reference Clocking Specifications ........................................................................ 26

2.4

Intel

QuickPath Interconnect and Intel

SMI Signaling Specifications ..................... 28

2.4.1 Intel® Itanium® Processor 9300 Series

Intel

QuickPath Interconnect and

Intel

SMI Specifications for 4.8 GT/s ....................................................... 28

2.4.2 Intel® Itanium® Processor 9500 Series Requirements for

Intel

QuickPath Interconnect for 4.8 and 6.4 GT/s .................................... 32

2.4.3 Intel

Itanium

Processor 9500 Series Processor Requirements for

Intel

SMI Specifications for 6.4 GT/s ....................................................... 37

2.5

Processor Absolute Maximum Ratings................................................................... 38

2.5.1 Intel

Itanium

Processor 9300 Series Absolute Maximum Ratings............... 39

2.5.2 Intel

Itanium

Processor 9500 Series Absolute Maximum Ratings............... 39

2.6

Processor DC Specifications ................................................................................ 39

2.6.1 Flexible Motherboard Guidelines for the Intel

Itanium

Processor 9300 Series............................................................................. 40

2.6.2 Flexible Motherboard Guidelines for the Intel

Itanium

Processor 9500 Series............................................................................. 43

2.6.3 Intel

Itanium

Processor 9300 Series Uncore, Core, and Cache Tolerances .. 44

2.6.4 Intel

Itanium

Processor 9500 Series Uncore and Core Tolerances ............. 49

2.6.5 Overshoot and Undershoot Guidelines ....................................................... 52

2.6.6 Signal DC Specifications .......................................................................... 53

2.6.7 Motherboard-Socket Specification for VR Sense Point .................................. 57

2.7

Core and Uncore Voltage Identification ................................................................. 57

2.7.1 Core and Uncore Voltage Identification for the

Intel® Itanium® Processor 9300 Series .................................................... 58

2.7.2 Core and Uncore Voltage Identification for the

Intel

Itanium

Processor 9500 Series ..................................................... 59

2.8

Cache Voltage Identification (Intel

Itanium

Processor 9300 Series only) ............... 62

2.9

RSVD, Unused, and DEBUG Pins .......................................................................... 63

2.10 Mixing Processors.............................................................................................. 64

2.11 Supported Power-up Voltage Sequence ................................................................ 64

2.11.1 Supported Power-up Voltage Sequence for the

Intel® Itanium® Processor 9300 Series .................................................... 66

2.11.2 Supported Power-up Voltage Sequence for the

Intel

Itanium

Processor 9500 Series ..................................................... 67

2.11.3 Power-up Voltage Sequence Timing Requirements ...................................... 68

2.12 Supported Power-down Voltage Sequence ............................................................ 68

2.13 Timing Relationship Between RESET_N and SKTID ................................................. 69

Intel

Itanium

Processor 9300 Series and 9500 Series Datasheet

2.14

Test Access Port (TAP) Connection .......................................................................71

Pin Listing................................................................................................................73

3.1

Processor Package Bottom Pin Assignments...........................................................73

3.1.1 Package Bottom Pin Listing by Pin Name ....................................................73

3.1.2 Pin Listing by Pin Number ........................................................................89

3.2

Processor Package Top Pin Assignments.............................................................. 105

3.2.1 Top-Side J1 Connector Two-Dimensional Table ......................................... 105

3.2.2 Top-Side J2 Connector Two-Dimensional Table ......................................... 108

3.2.3 Top-Side J3 Connector Two-Dimensional Table ......................................... 111

3.2.4 Top-Side J4 Connector Two-Dimensional Table ......................................... 114

Mechanical Specifications

...................................................................................... 119

4.1

Package Mechanical Drawing ............................................................................. 120

4.2

Intel

Itanium

Processor 9300 Series............................................................... 121

4.3

Processor Component Keepout Zones ................................................................. 129

4.4

Package Loading Specifications .......................................................................... 129

4.5

Package Handling Guidelines ............................................................................. 129

4.6

Processor Mass Specifications ............................................................................ 130

4.7

Processor Materials .......................................................................................... 130

4.8

Package Markings ............................................................................................ 130

Thermal Specifications

........................................................................................... 133

5.1

Thermal Features............................................................................................. 133

5.1.1 Digital Thermometer ............................................................................. 134

5.1.2 Thermal Management............................................................................ 135

5.1.3 Thermal Alert ....................................................................................... 136

5.1.4 TCONTROL........................................................................................... 137

5.1.5 Thermal Warning .................................................................................. 137

5.1.6 Thermal Trip ........................................................................................ 137

5.1.7 PROCHOT ............................................................................................ 138

5.1.8 FORCEPR_N Signal Pin........................................................................... 138

5.1.9 Ararat Voltage Regulator Thermal Signals ................................................ 138

5.2

Package Thermal Specifications and Considerations .............................................. 139

5.3

Storage Conditions Specifications....................................................................... 140

System Management Bus Interface

........................................................................ 143

6.1

Introduction .................................................................................................... 143

6.2

SMBus Memory Component............................................................................... 144

6.2.1 Processor Information ROM (PIROM) ....................................................... 144

6.2.2 Scratch EEPROM ................................................................................... 149

6.2.3 PIROM and Scratch EEPROM Supported SMBus Transactions....................... 150

6.3

Memory Component Addressing......................................................................... 150

6.4

PIROM Field Definitions..................................................................................... 152

6.4.1 General ............................................................................................... 152

6.4.2 Processor Data ..................................................................................... 152

6.4.3 Processor Core Data.............................................................................. 152

6.4.4 Processor Uncore Data .......................................................................... 153

6.4.5 Cache Data .......................................................................................... 154

6.4.6 Package Data ....................................................................................... 155

6.4.7 Part Number Data................................................................................. 155

6.4.8 Thermal Reference Data ........................................................................ 155

6.4.9 Feature Data ........................................................................................ 156

6.4.10 Other Data .......................................................................................... 157

6.4.11 Checksums .......................................................................................... 157

Signal Definitions...................................................................................................

159

Intel

Itanium

Processor 9300 Series and 9500 Series Datasheet

CM8063101049806S/SR0SZ Related Products

	CM8063101049806S/SR0SZ	LW80603003240AA/SLBMW	7205L40TPGI8	7206L12GGB8	CM8063101049807S/SR0SY
Description	RISC Microprocessor, 64-Bit, 1730MHz,	RISC Microprocessor, 64-Bit, 1600MHz	CMOS ASYNCHRONOUS FIFO	CMOS ASYNCHRONOUS FIFO	RISC Microprocessor, 64-Bit, 2400MHz,
Is it Rohs certified?	conform to	conform to	-	-	conform to
Maker	Intel	Intel	-	-	Intel
package instruction	, LGA1248,38X38,50	, LGA1248,38X38,50	-	-	, LGA1248,38X38,50
Reach Compliance Code	compliant	compliant	-	-	compliant
bit size	64	64	-	-	64
Number of terminals	1248	1248	-	-	1248
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY	-	-	PLASTIC/EPOXY
Encapsulate equivalent code	LGA1248,38X38,50	LGA1248,38X38,50	-	-	LGA1248,38X38,50
power supply	1,1.2,1.8,3.3 V	1,1.2,1.8,3.3 V	-	-	1,1.2,1.8,3.3 V
Certification status	Not Qualified	Not Qualified	-	-	Not Qualified
speed	1730 MHz	1600 MHz	-	-	2400 MHz
Maximum slew rate	35000 mA	180000 mA	-	-	35000 mA
surface mount	YES	YES	-	-	YES
uPs/uCs/peripheral integrated circuit type	MICROPROCESSOR, RISC	MICROPROCESSOR, RISC	-	-	MICROPROCESSOR, RISC

Recommended Resources

BX2 series AC arc welding machine circuit c

PQY1 series magnetic control panel control circuit

Single-channel flashing light string circuit (4)

Phase pulse type phase failure protector circuit

144MHz signal circuit of VSWR bridge

Triangular wave and square wave generator circuit installed with NE555

About the problem of incorrect operation of external interrupts under uC/OS-II: Hello everyone, I am recently writing a ZLG7290, 12864 and ARM7 LPC2138 to realize the keyboard input and display functions. This module is the basis of the whole system, but now there is a problem th...; weisheihuozhe Embedded System

FIFO problem of vivado2018.1: [align=left]The question is in the attachment. [/align]...; dreamandactual FPGA/CPLD

[Renesas R7F0C80212 Trial] Step by step to play with R7F0C80212 Part 3 Development Environment Construction: [color=#ff0000]1. Set up the programming environment: [/color]Click the [Start] button, point to [Programs], [Renesas Electronics CubeSuite+], [Programming Tools], [Renesas Flash Programmer Vx.xx], cl...; 陌路绝途 Renesas Electronics MCUs

[RT-Thread reading notes] (1) Thread initialization and linked list: [i=s] This post was last edited by dong2213dong on 2019-4-25 21:23 [/i] The previous note introduced the concepts of thread, thread stack, and thread control block. A thread is a piece of program code...; dong2213dong Embedded System

About datagrid display problem: Experts, please look at the following program: Dim ds As New DataSet Dim Ada As SqlCeDataAdapter Dim connString As String = "Data Source =\storage cardggl\data\biaozhun.sdf;" Dim cb As New SqlCeComman...; guangtonggg Embedded System

Motor driver board problem: [size=5]I would like to ask for advice from you teachers. [/size] [size=5]Hello teachers, the circuit diagram of my motor driver board is given in the attachment. The driver board also has the inverte...; studyking Motor Drive Control（Motor Control）

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components