EEWORLDEEWORLDEEWORLD

Part Number

Search

IDT74FCT162344ETE

Description
Low Skew Clock Driver, FCT Series, 8 True Output(s), 0 Inverted Output(s), CMOS, CDFP56, 0.635 MM PITCH, CERPACK-56
Categorylogic    logic   
File Size113KB,7 Pages
ManufacturerIDT (Integrated Device Technology)
Download Datasheet Parametric Compare View All

IDT74FCT162344ETE Overview

Low Skew Clock Driver, FCT Series, 8 True Output(s), 0 Inverted Output(s), CMOS, CDFP56, 0.635 MM PITCH, CERPACK-56

IDT74FCT162344ETE Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
MakerIDT (Integrated Device Technology)
Parts packaging codeDFP
package instructionDFP,
Contacts56
Reach Compliance Codecompli
seriesFCT
Input adjustmentSTANDARD
JESD-30 codeR-GDFP-F56
JESD-609 codee0
length18.415 mm
Load capacitance (CL)50 pF
Logic integrated circuit typeLOW SKEW CLOCK DRIVER
Number of functions4
Number of inverted outputs
Number of terminals56
Actual output times8
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Output characteristics3-STATE WITH SERIES RESISTOR
Package body materialCERAMIC, GLASS-SEALED
encapsulated codeDFP
Package shapeRECTANGULAR
Package formFLATPACK
Peak Reflow Temperature (Celsius)NOT SPECIFIED
propagation delay (tpd)3.8 ns
Certification statusNot Qualified
Same Edge Skew-Max(tskwd)0.5 ns
Maximum seat height2.413 mm
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)4.5 V
Nominal supply voltage (Vsup)5 V
surface mountYES
technologyCMOS
Temperature levelINDUSTRIAL
Terminal surfaceTIN LEAD
Terminal formFLAT
Terminal pitch0.635 mm
Terminal locationDUAL
Maximum time at peak reflow temperatureNOT SPECIFIED
width9.652 mm
IDT54/74FCT162344AT/CT/ET
FAST CMOS ADDRESS/CLOCK DRIVER
MILITARY AND COMMERCIAL TEMPERATURE RANGES
FAST CMOS
ADDRESS/CLOCK
DRIVER
FEATURES:
0.5 MICRON CMOS Technology
Ideal for address line driving and clock distribution
8 banks with 1:4 fanout and 3-state
Typical t
SK
(o) (Output Skew) < 500ps
Balanced Output Drivers:
±24mA (commercial)
±16mA (military)
Reduced system switching noise
ESD > 2000V per MIL-STD-883, Method 3015; > 200V using
machine model (C = 200pF, R = 0)
25 mil pitch SSOP, 19.6 mil pitch TSSOP, 15.7 mil pitch TVSOP
and 25 mil pitch CERPACK packages
Extended commercial range of -40°C to +85°C
V
CC
= 5V ±10%
Low input and output leakage
≤1µ
A (max.)
IDT54/74FCT162344AT/CT/ET
DESCRIPTION:
The FCT162344AT/CT/ET is a 1:4 address/clock driver built using
advanced dual metal CMOS technology. This high-speed, low power
device provides the ability to fanout to memory arrays. Eight banks, each
with a fanout of 4, and 3-state control provide efficient address distribution.
One or more banks may be used for clock distribution.
The FCT162344AT/CT/ET has balanced output drive with current
limiting resistors. This offers low ground bounce, minimal undershoot and
controlled output fall times reducing the need for external series terminating
resistors.
A large number of power and ground pins and TTL output swings also
ensure reduced noise levels. All inputs are designed with hysteresis for
improved noise margins.
FUNCTIONAL BLOCK DIAGRAM
1
29
OE
1
OE
3
2
8
6
B
11
A
5
B
14
36
34
B
51
A
1
30
B
54
9
14
13
B
21
A
6
B
24
42
41
B
61
A
2
37
B
64
OE
2
28
56
OE
4
16
B
31
A
7
43
48
B
71
A
3
15
20
B
34
44
B
74
23
21
27
B
41
A
8
B
44
49
55
B
81
A
4
51
B
84
MILITARY AND COMMERCIAL TEMPERATURE RANGES
1
c
1999 Integrated Device Technology, Inc.
AUGUST 1999
DSC-3069/4

IDT74FCT162344ETE Related Products

IDT74FCT162344ETE IDT74FCT162344ATE
Description Low Skew Clock Driver, FCT Series, 8 True Output(s), 0 Inverted Output(s), CMOS, CDFP56, 0.635 MM PITCH, CERPACK-56 Low Skew Clock Driver, FCT Series, 8 True Output(s), 0 Inverted Output(s), CMOS, CDFP56, 0.635 MM PITCH, CERPACK-56
Is it Rohs certified? incompatible incompatible
Parts packaging code DFP DFP
package instruction DFP, DFP,
Contacts 56 56
Reach Compliance Code compli compliant
series FCT FCT
Input adjustment STANDARD STANDARD
JESD-30 code R-GDFP-F56 R-GDFP-F56
JESD-609 code e0 e0
length 18.415 mm 18.415 mm
Load capacitance (CL) 50 pF 50 pF
Logic integrated circuit type LOW SKEW CLOCK DRIVER LOW SKEW CLOCK DRIVER
Number of functions 4 4
Number of terminals 56 56
Actual output times 8 8
Maximum operating temperature 85 °C 85 °C
Minimum operating temperature -40 °C -40 °C
Output characteristics 3-STATE WITH SERIES RESISTOR 3-STATE WITH SERIES RESISTOR
Package body material CERAMIC, GLASS-SEALED CERAMIC, GLASS-SEALED
encapsulated code DFP DFP
Package shape RECTANGULAR RECTANGULAR
Package form FLATPACK FLATPACK
Peak Reflow Temperature (Celsius) NOT SPECIFIED NOT SPECIFIED
propagation delay (tpd) 3.8 ns 4.8 ns
Certification status Not Qualified Not Qualified
Same Edge Skew-Max(tskwd) 0.5 ns 0.5 ns
Maximum seat height 2.413 mm 2.413 mm
Maximum supply voltage (Vsup) 5.5 V 5.5 V
Minimum supply voltage (Vsup) 4.5 V 4.5 V
Nominal supply voltage (Vsup) 5 V 5 V
surface mount YES YES
technology CMOS CMOS
Temperature level INDUSTRIAL INDUSTRIAL
Terminal surface TIN LEAD TIN LEAD
Terminal form FLAT FLAT
Terminal pitch 0.635 mm 0.635 mm
Terminal location DUAL DUAL
Maximum time at peak reflow temperature NOT SPECIFIED NOT SPECIFIED
width 9.652 mm 9.652 mm

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 870  2492  339  177  1487  18  51  7  4  30 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号