IDT77301L12PFI8 datasheet, PDF

Datasheet> All Categories > storage> storage> IDT77301L12PFI8

IDT77301L12PFI8: DescriptionFIFO, 128X9, 10ns, Synchronous, PQFP100, TQFP-100; Categorystorage storage; File Size338KB，29 Pages; ManufacturerIDT (Integrated Device Technology)

Download Datasheet Parametric Compare View All

IDT77301L12PFI8 Overview

FIFO, 128X9, 10ns, Synchronous, PQFP100, TQFP-100

IDT77301L12PFI8 Parametric

Parameter Name	Attribute value
Maker	IDT (Integrated Device Technology)
Parts packaging code	QFP
package instruction	LFQFP,
Contacts	100
Reach Compliance Code	unknow
ECCN code	EAR99
Maximum access time	10 ns
period time	16 ns
JESD-30 code	S-PQFP-G100
JESD-609 code	e0
length	14 mm
memory density	1152 bi
memory width	9
Number of functions	1
Number of terminals	100
word count	128 words
character code	128
Operating mode	SYNCHRONOUS
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
organize	128X9
Exportable	YES
Package body material	PLASTIC/EPOXY
encapsulated code	LFQFP
Package shape	SQUARE
Package form	FLATPACK, LOW PROFILE, FINE PITCH
Parallel/Serial	PARALLEL
Certification status	Not Qualified
Maximum seat height	1.6 mm
Maximum supply voltage (Vsup)	5.5 V
Minimum supply voltage (Vsup)	4.5 V
Nominal supply voltage (Vsup)	5 V
surface mount	YES
technology	CMOS
Temperature level	INDUSTRIAL
Terminal surface	TIN LEAD
Terminal form	GULL WING
Terminal pitch	0.5 mm
Terminal location	QUAD
width	14 mm

IDT77301L12PFI8 Preview

UTOPIA.I.O

1 TO 4

(128 X 9 X 4)

DEMULTIPLEXER-.I.O

.eatures:

♦

1,6%%!

General Description

The IDT77301 UtopiaFIFO is a high-speed, low power single input

port supplying four demultiplexing FIFO output ports. Each of the four

output synchronous (clocked) FIFOs are 64 words (128 bytes) in depth.

Data is written to the input port in “cells” (fixed length data packets). The

cell size is programmable from 16 bytes to 128 bytes.

The input port can be configured to support 9-bit or 18-bit wide data

buses. (Multiple 77301’s can be configured to handle 32 and 64-bit buses

with no additional logic.)

There are four routing methods that can be used to transfer data to the

77301. Two methods use out-band routing for the port selection, which

requires use of the Address Location bus. The remaining two methods

support in-band routing, which uses the Address Location bus in conjunc-

tion with the Data bus for port selection. Utopia 2 signaling supports single

cell transfers to single output ports, but the 77301 also offers a proprietary

multicasting protocol. Multicasting enables a single cell to be transferred

simultaneously to multiple selected output ports.

The four output ports can be configured as 9-bit or 4-bit wide data

buses. (18-bit wide buses can be supported with multiple 77301’s with no

Data transfers on fixed cell sizes

Programmable cell size

One input port to four output ports

Four Independent output 128 x 9 FIFO Queues

Selectable eighteen bit or nine bit input bus

Selectable eight/nine bit or four bit output buses

Programmable chip Identification

“UtopiaTx” level 2 compliant input interface signaling

“UtopiaTx” level 1 compliant output interface signaling

Separate clocks for input and output

Selectable In-band or Out-band routing

Multicast capability

Data clock rates to 62.5 MHz, 10ns access time

Building Block Implementation allows up to 32 output channels with

a 18, 36 or 64-bit input bus

Four 562 Mbps output channels can be derived from a single

1.1256 Gbps input channel with no additional glue logic

100-pin TQPF package

.unctional Block Diagram

128 BYTE

FIFO

RMS

MAS

BSS

ADR (0-4)

SOCR

SOCS - a

ENS

- a

CLAVS - a

Data - a (D0-D8)

SOCS - b

ENS

- b

CLAVS - b

Data - b (D0-D8)

SOCS - c

ENS

- c

CLAVS - c

Data - c (D0-D8)

SOCS - d

ENS

- d

CLAVS - d

Data - d (D0-D8)

128 BYTE

FIFO

ENR

CLAVR

Data (D0-D17)

WCLK

128 BYTE

FIFO

128 BYTE

FIFO

RST

MSE

BNE

CONTROL

RCLK

SLE

SCLK

SDI/P_ID0

3240 drw 01

MARCH 2001

DSC-3240/3

IDT77301

UtopiaFIFO™ 1 to 4 (128 x 9 x 4) Demultiplexer-FIFO

Commercial and Industrial Temperature Ranges

additional logic required.) Utopia 1 signalling protocol is supported for

these ports. Data can be read from each FIFO output port independently.

Separate input and output port clocks are provided and can be

operated up to 62.5 MHz. This provides the user with 1.125Gbps

composite bandwidth on the input port and 562Mbps bandwidth on each

output port.

Each 77301 has a unique programmable chip identification register.

Multiple UtopiaFIFOs with programmed chip identification can be utilized

to direct a 9, 18, 36 or 64-bit bus to as many as 31 output ports.

The principle application for the 77301 is in ATM networking based

systems, but can be used in any cell based data or telecommunications

application requiring the separation of independent data streams from a

single input channel.

.unctional Description

The signaling mode of operation is Utopia Transmit (UtopiaTx). With

UtopiaTx, data transfer is initiated by the device able to receive a cell by

asserting the TxCLAV (cell space available, CLAVR for the input port of

the 77301). The device sending data responds, if a cell is available for

transfer, by asserting the enable, TxENB (ENR and

ENS

for the 77301).

During the first byte transfer the TxSOC is asserted to identify the beginning

of the cell transfer. Successive clocks transfer the cell until the last data

transfer. The transfer can only be interrupted by the transmitting agent by

deasserting the TxENB signal. Once reasserted, the process will continue.

Upon completion of the last byte transfer, the condition for additional

transfers is determined by the TxCLAV and TxENB as before. This is

described in greater detail in the Utopia ATM-PHY Level 2 version 1

Document.

Pin Confituration

ENS

CLAVSa

GND

SOCSa

Data a 8

Data a 7

Data a 6

Data a 5

Vcc

Data a 4

Data a 3

Data a 2

Data a 1

Data a 0

GND

RCLK

SDI/P_ID0

SCLK

Data b 0

100

SLE

MSE

RMS

MAS

BNE

Data b 1

Data b 2

Vcc

Data b 3

Data b 4

Data b 5

Data b 6

Data b 7

GND

Data b 8

SOCSb

CLAVSb

ENS

Data c 0

Vcc

Data c 1

Data c 2

Data c 3

Data c 4

Data c 5

GND

Data c 6

Data c 7

Data c 8

SOCSc

77301

100 PIN

TQFP

PN-100

GND

BSS

ADR0

ADR1

ADR2

ADR3

ADR4

WCLK

DATA 0

Vcc

Data 1

Data 2

Data 3

Data 4

Data 5

Data 6

Data 7

Data 8

Data 9/P_ID0

GND

Data 10/P_ID1

Data 11/P_CS0

Data 12/P_CS1

Data 13/P_CS2

RST

CLAVR

GND

SOCR

Data17/P_CS6

Data16/P_CS5

Data15/P_CS4

Data14/P_CS3

CLAVSc

Vcc

ENS

Data d 0

Data d 1

Data d 2

Data d 3

GND

Data d 4

Data d 5

Data d 6

Data d 7

Data d 8

Vcc

SOCSd

CLAVSd

ENS

ENR

3 2 4 0 d rw 0 2

IDT77301

UtopiaFIFO™ 1 to 4 (128 x 9 x 4) Demultiplexer-FIFO

Commercial and Industrial Temperature Ranges

Pin Description

Symbol

1-2, 4-8,

10, 100

Name

DATA-b

I/O

Description

Data bus output for FIFO-b. Master Mode with BNE HIGH: output is a 9-bit word. Master Mode with

BNE LOW: data bus output is a data nibble (Q0-Q3); Q4-Q6 data lines unused; data out Q7 is an

output enable control signal to the slave device; Q8 is an output of bit 9/18 valid during the low and

high nibble transfer. Slave Mode with BNE LOW: data bus output is a data nibble (Q0-Q3); Q4-Q7

lines unused; Q8 is an output of D8/D17 valid during the low and high nibble transfer.

Start Of Cell (FIFO-b). Output from UtopiaFIFO. Active on first byte of data transfer. SOCS deasserts

for all remaining byte transfers.

Cell Available (FIFO-b). CLAVS notifies the UtopiaFIFO port a cell transfer can be initiated by the port.

Enable (FIFO-b). Master Mode:

ENS

is an active low output. When asserted, a data transfer will take

place on the current clock cycle. Slave Mode:

ENS

is an input which causes the fifo port to update a

data nibble (Q0-3) on the output bus on the next read clock edge.

Data bus output for FIFO-c. Master Mode with BNE HIGH: output is a 9-bit word. Master Mode with

BNE LOW: data bus output is a data nibble (Q0-Q-3); Q4-Q6 data lines unused; data out Q7 is an

output enable control signal to the slave device; Q8 is an output of bit 9/18 valid during the low and

high nibble transfer. Slave Mode with BNE LOW: data bus output is a data nibble (Q1-Q3); Q4-Q7

lines unused; Q8 is an output of D8/D17 valid during the low and high nibble transfer.

Start Of Cell (FIFO-c). Output from UtopiaFIFO. Active on first byte of data transfer. SOCS deasserts

for all remaining byte transfers.

Cell Available (FIFO-c) CLAVS notifies the UtopiaFIFO port a cell transfer can be initiated by the port.

Enable (FIFO-c). Master Mode:

ENS

is an active low output. When asserted, a data transfer will take

place on the current clock cycle. Slave Mode:

ENS

is an input which causes the fifo port to update a

data nibble (Q0-3) on the output bus on the next read clock edge.

Data bus output for FIFO-d. Master Mode with BNE HIGH: output is a 9-bit word. Master Mode with

BNE LOW: data bus output is a data nibble (Q0-Q3); Q4-Q6 data lines unused; data out Q7 is an

output enable control signal to the slave device; Q8 is an output of bit 9/18 valid during the low and

high nibble transfer. Slave Mode with BNE LOW; data bus output is a data nibble (Q0-Q3); Q4-Q7

lines unused; Q8 is an output of D8/D17 valid during the low and high nibble transfer.

Start Of Cell (FIFO-d). Output from UtopiaFIFO. Active on first byte of data transfer. SOCS deasserts

for all remaining byte transfers.

Cell Available (FIFO-d). CLAVS notifies the UtopiaFIFO port a cell transfer can be initiated by the port.

Enable (FIFO-d). Master Mode:

ENS

is an active low output. When asserted, a data transfer will take

place on the current clock cycle. Slave Mode:

ENS

is an input which causes the fifo port to update a

data nibble (Q0-3) on the output bus on the next read clock edge.

Input port write enable. Each data write requires

ENR

assertion.

Input port Cell space Available. Notifies the controlling agent the FIFO(s) selected by the address

bus can accept a complete cell.

Input port Start of Cell. Assertion: first work is currently on bus.

BSS low (18-Bit bus): Data bus input Data 11-Data 17

BSS high (9-bit bus): Input port for loading programmable registers.

3240 tbl 01

SOCS-b

CLAVS-b

I/O

ENS

-b

14, 16-20,

22-24

DATA-c

SOCS-c

CLAVS-c

I/O

ENS

-c

29-32,

34-38

DATA-d

SOCS-d

CLAVS-d

I/O

ENS

-d

47-53

ENR

CLAVR

SOCR

Data 17-11/

P_CS 6-0

IDT77301

UtopiaFIFO™ 1 to 4 (128 x 9 x 4) Demultiplexer-FIFO

Commercial and Industrial Temperature Ranges

Pin Description

Symbol

54, 56

57-64, 66

69-73

Name

Data 9-10 /

P_ID 0-1

Data 0-8

I/O

Description

18-Bit bus: Data bus input

9-bit bus: Parallel programmable register load (ID0, ID1)

Data bus input

Reset. Clears all FIFO memory locations, cell size read/write pointers.

Address Location(s). Provide cell destination and multicast addresses. Singlecast Operation: for out-

band routing, address location is loaded from incoming Utopia Level 2 compliant address lines; for

in-band routing, address location is derived from data lines D0-D17 (see Table 1a). Multicast

Operation for out-band routing, the ADR0-3 signals (ADR4 is not used) act as enables which select

the desired output FIFO combination (see Table 1b); for in-band routing, the output FIFO

co mbindation is derived from the data lines D0-D17.

Bus Size Select. BSS HIGH, the input bus is set to 9-bits (D0-D8) and D9-D17 determine cell size

and chip ID. BSS LOW, the input bus is 18-bits.

Input port Data write clock.

Byte Nibble Enable. BNE HIGH, output ports are byte wide data buses. BNE LOW, output data is in

4-bit "nibble" increments using Q0-Q3. This mode supports wide input data bus applications of 32 to

72-bit widths.

Multicast/Address Select. Determines single or multicast input mode. Selecting MAS HIGH sets the

device to multicast mode with ADR0-3 as enables. MAS LOW the device is set to single destination

mode with ADR0-4 lines as address lines.

Routing Method Select. With RMS HIGH, In-band Routing is selected. With RMS LOW, Out-band

Routing is selected.

Master Slave Enable. With MSE set HIGH, device is set as a master; with MSE LOW, device is set

as a slave.

Serial Load Enable.

Serial Load Clock.

BSS low, Serial data load. BSS high Serial input port for loading programmable registers.

Output Enable. Tri-States all data output buses.

Data read clock.

Data bus output for FIFO-a. Master Mode with BNE HIGH: output is a 9-bit word. Master Mode with

BNE LOW: data bus output is a data nibble (Q0-Q3); Q4-Q6 data lines unused; data out Q7 is an

output enable control signal to the slave device; Q8 is an output of bit 9/18 valid during the low and

high nibble transfer. Slave Mode with BNE LOW: data bus output is a data nibble (Q0-Q3); Q4-Q7

lines unused; Q8 is an output of D8/D17 valid during the low and high nibble transfer.

Start Of Cell (FIFO-a) output from UtopiaFIFO. Active on first byte of data transfer. SOCS deasserts for

all remaining byte transfers.

Cell Available (FIFO-a). CLAVS notifies the UtopiaFIFO port. A cell transfer can be initiated by

the port.

Enable (FIFO-a). Master Mode:

ENS

is an active low output. When asserted, a data transfer will take

place on the current clock cycle. Slave Mode:

ENS

is an input which causes the fifo port to update a

data nibble (Q0-3) on the output bus on the next read clock edge.

Lo gic and supply ground pins 9, 21, 33, 45, 55, 75, 85 and 97.

Logic and supply V

pins 3, 15, 27, 39, 65, and 91.

3240 tbl 02

RST

ADR0-4

BSS

WCLK

BNE

MAS

86-90,

92-95

RMS

MSE

SLE

SCLK

SDI/P_ID0

RCLK

DATA-a

SOCS-1

CLAVS-a

I/O

ENS

-s

GND

____

IDT77301

UtopiaFIFO™ 1 to 4 (128 x 9 x 4) Demultiplexer-FIFO

Commercial and Industrial Temperature Ranges

Absolute Maximum Ratings

Symbol

TERM

T-Bias

T-STG

OUT

Terminal Voltage with respect to ground

Operating Temperature

Temperature under Bias

Storage Temperature

DC Output Current

Rating

Commercial

-0.5 to +7.0

0 to +70

-55 to +155

Industrial

-0.5 to +7.0

-40 to +85

-55 to +155

Unit

3240 tbl 03

Recommended DC Operating Conditions

Symbol

GND

Commercial Supply Voltage

Supply Voltage

Input High Voltage Commercial

Input Low Voltage Commercial

Parameter

Min.

4.5

2.0

-0.3

Typ.

5.0

____

Max.

5.5

+0.3

0.8

Unit

3240 tbl 04

DC Electrical Characteristics

Symbol

CC1

Input Leakage Current

Output Leakage Current

Output Logic "1" Voltage, I

=-4mA@2.4V

Output Logic "0" Voltage I

=+4mA@0.4V

Input Low Voltage Commercial

Parameter

Min.

-1

-10

2.4

____

Typ.

____

Max.

____

Unit

µA

3240 tbl 05

____

0.4

150

____

Capacitance

Symbol

OUT

Input Capacitance

Output Capacitance

Parameter

Conditions

=0V

OUT

=0V

Max.

Unit

3240 tbl 06

Current

Symbol

-Active

-DC

Active Power Supply Current @ 20 MHz

DC Power Supply

Parameter

Conditions

Max.

Unit

3240 tbl 07

= High

More (Only the first 5 pages are displayed. Please Download Datasheet to view the full content.) >

IDT77301L12PFI8 Related Products

	IDT77301L12PFI8	IDT77301L12PF8	IDT77301L12PF9	IDT77301L12PF	IDT77301L12PFI
Description	FIFO, 128X9, 10ns, Synchronous, PQFP100, TQFP-100	FIFO, 128X9, 10ns, Synchronous, PQFP100, TQFP-100	FIFO, 128X9, 10ns, Synchronous, PQFP100, TQFP-100	FIFO, 128X9, 10ns, Synchronous, CMOS, PQFP100, TQFP-100	FIFO, 128X9, 10ns, Synchronous, CMOS, PQFP100, TQFP-100
Maker	IDT (Integrated Device Technology)	IDT (Integrated Device Technology)	IDT (Integrated Device Technology)	IDT (Integrated Device Technology)	IDT (Integrated Device Technology)
Parts packaging code	QFP	QFP	QFP	QFP	QFP
package instruction	LFQFP,	LFQFP,	LFQFP,	TQFP-100	TQFP-100
Contacts	100	100	100	100	100
Reach Compliance Code	unknow	unknown	unknown	_compli	_compli
ECCN code	EAR99	EAR99	EAR99	EAR99	EAR99
Maximum access time	10 ns	10 ns	10 ns	10 ns	10 ns
period time	16 ns	16 ns	16 ns	16 ns	16 ns
JESD-30 code	S-PQFP-G100	S-PQFP-G100	S-PQFP-G100	S-PQFP-G100	S-PQFP-G100
JESD-609 code	e0	e0	e0	e0	e0
length	14 mm	14 mm	14 mm	14 mm	14 mm
memory density	1152 bi	1152 bit	1152 bit	1152 bi	1152 bi
memory width	9	9	9	9	9
Number of functions	1	1	1	1	1
Number of terminals	100	100	100	100	100
word count	128 words	128 words	128 words	128 words	128 words
character code	128	128	128	128	128
Operating mode	SYNCHRONOUS	SYNCHRONOUS	SYNCHRONOUS	SYNCHRONOUS	SYNCHRONOUS
Maximum operating temperature	85 °C	70 °C	70 °C	70 °C	85 °C
organize	128X9	128X9	128X9	128X9	128X9
Exportable	YES	YES	YES	YES	YES
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	LFQFP	LFQFP	LFQFP	LFQFP	LFQFP
Package shape	SQUARE	SQUARE	SQUARE	SQUARE	SQUARE
Package form	FLATPACK, LOW PROFILE, FINE PITCH	FLATPACK, LOW PROFILE, FINE PITCH	FLATPACK, LOW PROFILE, FINE PITCH	FLATPACK, LOW PROFILE, FINE PITCH	FLATPACK, LOW PROFILE, FINE PITCH
Parallel/Serial	PARALLEL	PARALLEL	PARALLEL	PARALLEL	PARALLEL
Certification status	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified
Maximum seat height	1.6 mm	1.6 mm	1.6 mm	1.6 mm	1.6 mm
Maximum supply voltage (Vsup)	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V
Minimum supply voltage (Vsup)	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V
Nominal supply voltage (Vsup)	5 V	5 V	5 V	5 V	5 V
surface mount	YES	YES	YES	YES	YES
technology	CMOS	CMOS	CMOS	CMOS	CMOS
Temperature level	INDUSTRIAL	COMMERCIAL	COMMERCIAL	COMMERCIAL	INDUSTRIAL
Terminal surface	TIN LEAD	TIN LEAD	TIN LEAD	Tin/Lead (Sn85Pb15)	Tin/Lead (Sn85Pb15)
Terminal form	GULL WING	GULL WING	GULL WING	GULL WING	GULL WING
Terminal pitch	0.5 mm	0.5 mm	0.5 mm	0.5 mm	0.5 mm
Terminal location	QUAD	QUAD	QUAD	QUAD	QUAD
width	14 mm	14 mm	14 mm	14 mm	14 mm

Recommended Resources

Practical emergency light circuit (2)

Stereo power amplifier output circuit using TDA2004 02

Output voltage fine adjustment DC-DC converter circuit diagram (a)

AC welding machine automatic start and stop control circuit

Line array CCD drive circuit

Oscillation circuit using LM3900

ARM programming mode and 7 modes: ARM uses a 32-bit architecture ARM Reading--Byte: 8 bits--Halfword: 16 bits (2 bytes) halfword--Word: 32 bits (4 bytes)Most ARM cores provide: core--ARM instruction set (32 bit) (some take up memory a...; fish001 Microcontroller MCU

What is the DC-AC inverter circuit in TMDSSOLARUINVKIT_v100?: [i=s]This post was last edited by idealpursuer on 2014-11-4 22:07[/i]What are the functions of D33, D2, D3, and D4 in the figure? Why should L7 and L11 be connected in this way instead of directly out...; idealpursuer Microcontroller MCU

Design of AC Motor Control System Based on TMS320F2812: [size=4]Design of AC Motor Control System Based on TMS320F2812[/size] [size=4][/size] [size=4] [/size] [size=4][/size]...; Jacktang DSP and ARM Processors

#Idle Market# 4G module: 4G module for sale, 3000 core coins, postage is at your own expense. There is a problem with the module's IMEI data, and it cannot be connected with the original one....; lehuijie Buy&Sell

Questions about CRC-16: The polynomial of CRC-16-IBM is x16 +x15 + x2 + 1. Why does Wikipedia give the expression 0x8005 or 0xA001 (0x4003)? The correct calculation should be 0x18005. Is there any explanation for this? Wikip...; practiceiqx MCU

How to learn drivers, Linux kernel and various common peripherals: I have been developing Android upper layer for 2 years and system layer framework for 3 years. Now I learn drivers by looking at the source code of the system. I can basically understand C language, b...; WinstonLu Linux and Android

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components