FRN0W4K0331TA8 datasheet, PDF - EEWORLD Datasheet

FRN0W4K0331TA8: DescriptionFixed Resistor - Fusible, 0.25W, 330ohm, 10% +/-Tol, 350ppm/Cel, Through Hole Mount, AXIAL LEADED, ROHS COMPLIANT; CategoryPassive components The resistor; File Size657KB，2 Pages; ManufacturerRoyal Electronic Factory (Thailand) Co., Ltd.; Environmental Compliance

Download Datasheet Parametric View All

FRN0W4K0331TA8 Overview

Fixed Resistor - Fusible, 0.25W, 330ohm, 10% +/-Tol, 350ppm/Cel, Through Hole Mount, AXIAL LEADED, ROHS COMPLIANT

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Royal Electronic Factory (Thailand) Co., Ltd.
package instruction	,
Reach Compliance Code	compli
ECCN code	EAR99
fuse time	60 s
JESD-609 code	e3
Manufacturer's serial number	FRN
Installation features	THROUGH HOLE MOUNT
Number of terminals	2
Maximum operating temperature	155 °C
Minimum operating temperature	-55 °C
Package shape	TUBULAR PACKAGE
method of packing	TR
Rated power dissipation(P)	0.25 W
Rated temperature	70 °C
resistance	330 Ω
Resistor type	FIXED RESISTOR - FUSIBLE
surface mount	NO
technology	METAL FILM
Temperature Coefficient	350 ppm/°C
Terminal surface	Tin (Sn) - with Nickel (Ni) barrie
Terminal shape	WIRE
Tolerance	10%

Improving image quality in portable ultrasound systems using efficient semiconductors: [i=s]This post was last edited by dontium on 2015-1-23 13:21[/i]Keywords: medical ultrasound equipment, portable ultrasound equipment, ultrasound system block diagram, beamforming, analog front end, A...; 德州仪器 Analogue and Mixed Signal

[FPGA Open Source Tutorial Series] Chapter 16 PLL Phase-Locked Loop Introduction and Simple Application: [align=center][color=#000][size=15px][b][size=6]PLL Phase-Locked Loop Introduction and Simple Application[/size][/b][/size][/color][/align] [align=center][color=#000][size=15px][flash=500,375]https://...; 芯航线跑堂 FPGA/CPLD

P&E programming error: Hi guys, I am a newbie, I use P&E programmer to burn program to MC9S08AC60, but after connecting, the command window shows "Startup command file does not exit" message, but it shows "target ready", I ...; wjlatelid NXP MCU

Original package size drawing: Original package size drawing.pdf...; tecfighter PCB Design

Determination of the XY axis ratio of LED white light phosphor: [hide]The Y axis is determined by the phosphor you choose. After determining the wavelength of the chip, choose the phosphor you think is suitable (don't know how to choose? Try it and you will know, ...; 探路者 LED Zone

Does it matter if the FPGA pins belong to different IO banks?: I recently bought a privileged FPGA development board, the FPGA model is EP4CE6E22C8, and used the development board to generate PWM waves. During the learning process, I found a problem. If the IO po...; 骑文 FPGA/CPLD

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components