EEWORLDEEWORLDEEWORLD

Part Number

Search

TBL001-500-20OR-2BE

Description
Terminal and Terminal Block,
CategoryThe connector   
File Size316KB,3 Pages
ManufacturerCUI Devices
Environmental Compliance
Download Datasheet Parametric View All

TBL001-500-20OR-2BE Overview

Terminal and Terminal Block,

TBL001-500-20OR-2BE Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
MakerCUI Devices
Reach Compliance Codeunknow
date
page
04/20/2020
1 of 3
SERIES:
TBL001-500
DESCRIPTION:
TERMINAL BLOCK
FEATURES
• 1~24 poles
• horizontal with board
interlocking (side)
push button clamp
5.00 mm pitch
UL and CE safety approvals
SPECIFICATIONS
parameter
rated voltage (per contact)
rated current (per contact)
withstanding voltage
surge voltage
contact resistance
insulation resistance
operating temperature
safety approvals
flammability rating
RoHS
UL 1059, EN 60998-1:2004, EN 60998-2-1:2004
UL94V-0
yes
at 500 Vdc
500
-40
105
conditions/description
UL
IEC
UL
IEC
2000
4000
20
min
typ
max
300
250
5
15
units
V
V
A
A
Vac
V
mΩ
MΩ
°C
SOLDERABILITY
parameter
hand soldering
wave soldering
conditions/description
for maximum 10 seconds
for maximum 5 seconds
min
345
255
typ
350
260
max
355
265
units
°C
°C
PART NUMBER KEY
TBL001-500 -
XX XX -
2XX
Base Number
No.
01
02
03
04
05
06
07
08
of Poles:
09 17
10 18
11 19
12 20
13 21
14 22
15 23
16 24
Body Color:
BE = blue
GR = green
OR = orange
YL = yellow
*GY = gray
BK = black
Push Button Color:
BE = blue
GR = green
OR = orange
YL = yellow
*GY = gray
BK = black
WT = white
*Standard housing color is gray with gray push button. All other colors are subject to higher MOQ. Please inquire with CUI Devices sales for details.
cuidevices.com
【Altera SoC Experience Tour】+ Talk about the user experience from the user's perspective
In 2012, I participated in the Open HW 2012 Embedded Design Competition held by Xilinx and got a Zynq 7000 SoC development board. At that time, Altera had not yet released the Cyclone V SoC, while Xil...
zhaoyongke FPGA/CPLD
Altera CycloneIII FPGA Phase-Locked Loop Problem
I am using FPGA for frequency detection. The chip frequency is 20MHZ. I want to multiply it through a phase-locked loop. It works when I multiply it to 500MHZ, but why is there a problem when I multip...
dsp_xuexi123 FPGA/CPLD
How to easily stabilize an op amp with inductive open loop output impedance?
Introduction Some operational amplifiers (op amps) have inductive open-loop output impedances, and stabilizing these types of op amps can be more complicated than op amps with resistive output impedan...
alan000345 TI Technology Forum
Development board chip coin auction, one every day! Today's auction development board: Banana PI D1
[size=4][color=#ff0000][b]Final bid: @RCSN 2200 core coins[/b][/color][/size] [hr][size=4] This event is supported by [url=https://bbs.eeworld.com.cn/thread-511067-1-1.html]EEWORLD Development Board M...
okhxyyo Talking
Can YAFFS be ported to other embedded operating systems?
There are many cases of YAFFS being ported to embedded Linux, but I have never seen it ported to other operating systems. So I would like to ask all the experts, can YAFFS be ported to other embedded ...
sungt Embedded System
Request a free ZVS buck regulator evaluation board
[url=http://www.vicorpower.cn/zh-cn/new-products/zvs-buck-regulator?hmsr=eeWorld&hmpl=2019_Banner&hmcu=PI354x_950x90&hmkw=&hmci=][/url] [url=http://www.vicorpower.cn/zh-cn/new-products/zvs-buck-regula...
eric_wang Power technology

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1324  1390  2812  1073  31  27  28  57  22  1 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号