EEWORLDEEWORLDEEWORLD

Part Number

Search

M205964UPN156.2500MHZ

Description
LVPECL Output Clock Oscillator,
CategoryPassive components    oscillator   
File Size318KB,6 Pages
ManufacturerMtronPTI
Websitehttp://www.mtronpti.com
Environmental Compliance
Download Datasheet Parametric View All

M205964UPN156.2500MHZ Overview

LVPECL Output Clock Oscillator,

M205964UPN156.2500MHZ Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
MakerMtronPTI
Reach Compliance Codeunknow
Other featuresDIFFERENTIAL OUTPUT; TR, 7 INCH
maximum descent time0.4 ns
Frequency Adjustment - MechanicalNO
frequency stability50%
JESD-609 codee4
Installation featuresSURFACE MOUNT
Nominal operating frequency156.25 MHz
Maximum operating temperature70 °C
Minimum operating temperature-20 °C
Oscillator typeLVPECL
Output load50 OHM
physical size7.0mm x 5.0mm x 1.6mm
longest rise time0.4 ns
Nominal supply voltage2.5 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceGold (Au)
M2058/M2059 Series
SPECIFICATION FOR 5.0x7.0mm LVPECL/LVDS SMT OSCILLATOR
FEATURES
LVPECL/LVDS Differential Output
RMS Phase Jitter < 100 fs, 12 kHz to 20 MHz
(156.25 MHz, PECL output)
Low Phase Noise
rd
3 Overtone crystal technology
Compliant to RoHS directive
APPLICATIONS
10 Gigabit Ethernet switches/routers
Network Interface
Ordering Information:
Product Family
(Supply Voltage Option)
Temperature Range
Code
2
6
Value
-40 °C to +85 °C
-20 °C to +70 °C
Stability *
Code
3
4
6
8
Value
±100 ppm
±50 ppm
±25 ppm
±20 ppm
Code
B
U
S
Enable/Disable
Value
Enable High (pad 1)
No Enable/Disable
Enable High (pad 2)
Logic Type
Code
P
L
Value
LVPECL
LVDS
Package/Lead
Configuration
Code
N
Value
Leadless
Frequency
M2058
(3.3V)
XXX.XXXX MHz
M2059
(2.5V)
Example: M206024BPN 156.2500 MHz
M2058
2
4
B
P
Stability includes initial tolerance @ +25°C, deviation over operating temperature, variations to supply voltage, load, vibration and shock
.
N
156.2500 MHz
LVPECL Electrical Specifications:
Parameter
Frequency of Operation
Frequency Stability
Aging
Output Type
Output Load
Symmetry (duty cycle)
Logic Level “1”
Logic Level “0”
Rise/Fall Time
Start-up Time
Enable Logic
Disable Logic
Operating Voltage
Supply Current
Phase Jitter (RMS)
V
CC
I
CC
Φ
J
3.135
3.300
Other Parameters
0.100
ps
12 KHz to 20 MHz
156.25 MHz
Revision 1
06/10/15
Page 1 of 6
The information contained herein is proprietary to MtronPTI and is submitted in confidence.
This information may not be copied or divulged without written permission from MtronPTI.
Symbol
F
O
F/F
Min.
25
Typ.
Max.
220
Units
MHz
Conditions
Frequency Stability
-5
See ordering information
+5
ppm
1
st
year
RF Output
LVPECL Compatible
50
to (Vcc-2.0) V
DC
V
OH
V
OH
T
DC
T
R
/T
F
T
SU
45
V
cc
-1.025
V
cc
-1.810
0.2
70% V
CC
or
N/C
30% V
CC
55
V
cc
-0.880
V
cc
-1.620
0.4
10
V
%
V
V
ns
ms
V
V
V
mA
Ref. to 50% of waveform
20% to 80% of waveform
T
ambient
= +25°C
Pad 1 or Pad 2:
Output Enabled
Pad 1 or Pad 2:
Output Disabled to high-Z
Supply Voltage & Power Consumption
3.465
75
Qualcomm 4.0...
I just saw on the Internet that the Qualcomm 4.0 project, which was originally scheduled to be released recently, has been postponed to next year due to the recent explosion of Samsung Note7. Haha, th...
雨后的梧桐 Talking
TI Pure Digital Audio Amplifier TDAA System
TI Pure Digital Audio Amplifier TDAA System [size=4][b][/b][/size]...
qwqwqw2088 Analogue and Mixed Signal
The sadness and helplessness of a female programmer
The sadness and helplessness of a female programmer. To be honest, I am really tired. I work hard and hard, struggle with men, stay up late and work overtime until the early morning, and am exhausted ...
tiankai001 Talking
Startup Code
Can anyone explain what this code means?IF :DEF:__MICROLIBEXPORT __initial_spEXPORT __heap_baseEXPORT __heap_limitELSEIMPORT __use_two_region_memoryEXPORT __user_initial_stackheap__user_initial_stackh...
xinbako stm32/stm8
Understanding of FPGA DCM clock management unit
Looking at the Xilinx Datasheet, you will notice that Xilinx FPGAs do not have PLLs. In fact, DCM is a time management unit. ----------------------------------------------------- [b]DCM Overview[/b] D...
sadlife1000 FPGA/CPLD
TI Electronic Design Contest --- TI Component Comparison Table for Electronic Contest
TI Electronic Design Contest --- TI Component Comparison Table for Electronic Contest[[i] This post was last edited by qwqwqw2088 on 2013-7-11 23:13 [/i]]...
qwqwqw2088 Analogue and Mixed Signal

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 231  340  2627  1121  1925  5  7  53  23  39 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号