EEWORLDEEWORLDEEWORLD

Part Number

Search

SIT3373AE-2E9-25EX220.000001T

Description
LVDS Output Clock Oscillator, 220.000001MHz Nom, QFN, 6 PIN
CategoryPassive components    oscillator   
File Size410KB,16 Pages
ManufacturerSiTime
Environmental Compliance
Download Datasheet Parametric View All

SIT3373AE-2E9-25EX220.000001T Overview

LVDS Output Clock Oscillator, 220.000001MHz Nom, QFN, 6 PIN

SIT3373AE-2E9-25EX220.000001T Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
MakerSiTime
package instructionDILCC6,.2
Reach Compliance Codecompli
Other featuresENABLE/DISABLE FUNCTION; COMPLEMENTARY OUTPUT
Maximum control voltage2.25 V
Minimum control voltage0.25 V
maximum descent time0.47 ns
Frequency Adjustment - MechanicalNO
Frequency offset/pull rate400 ppm
frequency stability35%
JESD-609 codee4
linearity1%
Installation featuresSURFACE MOUNT
Number of terminals6
Nominal operating frequency220.000001 MHz
Maximum operating temperature105 °C
Minimum operating temperature-40 °C
Oscillator typeLVDS
Output load100 OHM
Encapsulate equivalent codeDILCC6,.2
physical size7mm x 5mm x 0.9mm
longest rise time0.47 ns
Maximum slew rate89 mA
Maximum supply voltage2.75 V
Minimum supply voltage2.25 V
Nominal supply voltage2.5 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Palladium/Gold (Ni/Pd/Au)
SiT3373
220 MHz to 725 MHz Ultra-low Jitter Differential VCXO
Features
Any frequency between 220.000001 MHz and 725 MHz
accurate to 6 decimal places
Widest pull range options: ±25, ±50, ±80, ±100, ±150, ±200,
±400, ±800, ±1600, ±3200 ppm
0.235 ps RMS phase jitter (typ) over 12 kHz to 20 MHz
bandwidth
Wide temperature range support from -40°C to 105°C
Industry-standard packages: 7.0 x 5.0 mm, 5.0 x 3.2 mm,
3.2 x 2.5 mm packages
For frequencies 1 MHz to 220 MHz, refer to
SiT3372
Applications
Cable Modem Termination System (CMTS), Video,
Broadcasting System, Audio, Industrial Sensors,
Remote Radio Head (RRH)
SATA, SAS, 10GB Ethernet, Fibre Channel, PCI-Express
Optical Transport Network (OTN)
Electrical Characteristics
Table 1. Electrical Characteristics – Common to LVPECL, LVDS and HCSL
All Min and Max limits in the Electrical Characteristics tables are specified over temperature and rated operating voltage with standard
output termination show in the termination diagrams. Typical values are at 25°C and nominal supply voltage.
Parameter
Output Frequency Range
Frequency Stability
Symbol
f
F_stab
Min.
220.000001
-15
Typ.
Max.
725
+15
Unit
MHz
ppm
Condition
Accurate to 6 decimal places
Inclusive of initial tolerance, operating temperature, rated power
supply voltage, load variations, and first year aging at 25°C.
Contact
SiTime
for ±15 ppm.
Inclusive of initial tolerance, operating temperature, rated
power supply voltage, load variations, and first year aging
at 25°C.
Frequency Range
Frequency Stability
-25
-35
-50
Operating Temperature Range
T_use
-20
-40
-40
-40
Supply Voltage
Vdd
2.97
2.70
2.52
2.25
Pull Range
Upper Control Voltage
Lower Control Voltage
Control Voltage Input Impedance
Control Voltage Input Bandwidth
Pull Range Linearity
Frequency Change Polarity
Input Voltage High
Input Voltage Low
Input Pull-up Impedance
Duty Cycle
Start-up Time
OE Enable/Disable Time
PR
VC_U
VC_L
VC_z
V_c
Lin
VIH
VIL
Z_in
DC
T_start
T_oe
70%
45
3.30
3.00
2.80
2.50
+25
+35
+50
+70
+85
+95
+105
Supply Voltage
3.63
3.30
3.08
2.75
ppm
ppm
ppm
°C
°C
°C
°C
V
V
V
V
ppm
Vdd
Vdd
MΩ
kHz
%
Temperature Range
Extended Commercial
Industrial.
Extended Industrial
Voltage Control Characteristics
±25, ±50, ±80, ±100, ±150, ±200,
±400, ±800, ±1600, ±3200ppm
90%
10
10
Positive Slope
100
30%
-
55
3.0
3.8
10%
1.0
See the APR (Absolute Pull Range)
Table 11.
Contact
SiTime
for custom pull range options.
Voltage at which maximum frequency deviation is guaranteed
Voltage at which minimum frequency deviation is guaranteed
Contact
SiTime
for other input bandwidth options
Input Characteristics
Vdd
Vdd
kΩ
%
ms
µs
Measured from the time Vdd reaches its rated minimum value.
f = 322.265625 MHz. Measured from the time OE pin reaches
rated VIH and VIL to the time clock pins reach 90% of swing
and high-Z. See
Figure 7
and
Figure 8
Pin 2, OE
Pin 2, OE
Pin 2, OE logic high or logic low
Output Characteristics
Startup and OE Timing
Rev 1.03
May 10, 2018
www.sitime.com

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2711  1516  1831  501  2290  55  31  37  11  47 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号