LPC47M10x
100 Pin Enhanced Super I/O Controller with LPC
Interface for Consumer Applications
FEATURES
•
•
•
•
•
•
•
•
•
•
•
•
•
3.3 Volt Operation (5 Volt Tolerant)
LPC Interface
ACPI 1.0 Compliant
Fan Control
-
Fan Speed Control Outputs
-
Fan Tachometer Inputs
Programmable Wake-up Event Interface
PC98, PC99 Compliant
Dual Game Port Interface
MPU-401 MIDI Support
General Purpose Input/Output Pins
ISA Plug-and-Play Compatible Register Set
Intelligent Auto Power Management
System Management Interrupt
2.88MB Super I/O Floppy Disk Controller
-
Licensed CMOS 765B Floppy Disk Controller
-
Software and Register Compatible with SMSC's
Proprietary 82077AA Compatible Core
-
Supports Two Floppy Drives Directly
-
Configurable Open Drain/Push-Pull Output
Drivers
-
Supports Vertical Recording Format
-
16-Byte Data FIFO
-
100% IBM Compatibility
-
Detects All Overrun and Underrun Conditions
-
Sophisticated Power Control Circuitry (PCC)
Including Multiple Powerdown Modes for
Reduced Power Consumption
-
DMA Enable Logic
-
Data Rate and Drive Control Registers
-
480 Address, Up to Eight IRQ and Three DMA
Options
Enhanced Digital Data Separator
-
2 Mbps, 1 Mbps, 500 Kbps, 300 Kbps, 250 Kbps
Data Rates
-
Programmable Precompensation Modes
Keyboard Controller
-
8042 Software Compatible
-
8 Bit Microcomputer
-
2k Bytes of Program ROM
256 Bytes of Data RAM
Four Open Drain Outputs Dedicated for
Keyboard/Mouse Interface
-
Asynchronous Access to Two Data Registers and
One Status Register
-
Supports Interrupt and Polling Access
-
8 Bit Counter Timer
-
Port 92 Support
-
Fast Gate A20 and KRESET Outputs
Serial Ports
-
Two Full Function Serial Ports
-
High Speed NS16C550 Compatible UARTs with
Send/Receive 16-Byte FIFOs
-
Supports 230k and 460k Baud
Programmable Baud Rate Generator
Modem Control Circuitry
-
480 Address and 15 IRQ Options
Infrared Port
-
Multiprotocol Infrared Interface
-
IrDA 1.0 Compliant
-
SHARP ASK IR
-
480 Addresses, Up to 15 IRQ
Multi-Mode Parallel Port with ChiProtect
-
Standard Mode IBM PC/XT®, PC/AT, and PS/2
Compatible Bidirectional Parallel Port
-
Enhanced Parallel Port (EPP) Compatible - EPP
1.7 and EPP 1.9 (IEEE 1284 Compliant)
-
IEEE 1284 Compliant Enhanced Capabilities Port
(ECP)
-
ChiProtect Circuitry for Protection
-
480 Address, Up to 15 IRQ and Three DMA
Options
LPC Interface
-
Multiplexed Command, Address and Data Bus
-
Serial IRQ Interface Compatible with Serialized
IRQ Support for PCI Systems
-
PME Interface
100 Pin QFP package, green, lead-free packages
also available
-
•
•
•
•
•
•
•
Page 1
ORDERING INFORMATION
LPC47M102S-MC for AMI BIOS in 100 pin QFP package (leaded)
LPC47M102S-MS for AMI BIOS in 100 pin QFP package (green, lead-free)
LPC47M107S-MC for Phoenix BIOS in 100 pin QFP package (leaded)
LPC47M107S-MS for Phoenix BIOS in 100 pin QFP package (green, lead-free)
GENERAL DESCRIPTION
The LPC47M10x* is a 3.3V (5V tolerant) PC98/PC99 compliant Super I/O controller. The LPC47M10x implements
the LPC interface, a pin reduced ISA bus interface which provides the same or better performance as the ISA/X-bus
with a substantial savings in pins used. The LPC47M10x provides fan control through two fan speed control output
pins and two fan tachometer input pins. It also provides 37 general purpose input/output (GPIO) pins, a dual game
port interface and MPU-401 MIDI support.
The LPC47M10x incorporates a keyboard interface, SMSC's true CMOS 765B floppy disk controller, advanced digital
data separator, two 16C550A compatible UARTs, one Multi-Mode parallel port which includes ChiProtect circuitry plus
EPP and ECP, on-chip 12 mA AT bus drivers, one floppy direct drive support, and Intelligent Power Management
including PME support. The true CMOS 765B core provides 100% compatibility with IBM PC/XT and PC/AT
architectures in addition to providing data overflow and underflow protection. The SMSC advanced digital data
separator incorporates SMSC's patented data separator technology, allowing for ease of testing and use. Both on-
chip UARTs are compatible with the NS16C550A. The parallel port is compatible with IBM PC/AT architecture, as
well as IEEE 1284 EPP and ECP. The LPC47M10x incorporates sophisticated power control circuitry (PCC) which
includes support for keyboard and mouse wake-up events. The PCC supports multiple low power-down modes.
The LPC47M10x supports the ISA Plug-and-Play Standard (Version 1.0a) and provides the recommended
functionality to support Windows '95. The I/O Address, DMA Channel and hardware IRQ of each logical device in the
LPC47M10x may be reprogrammed through the internal configuration registers. There are 480 I/O address location
options, a Serialized IRQ interface, and three DMA channels.
The LPC47M10x does not require any external filter components and is therefore easy to use and offers lower system
costs and reduced board area. The LPC47M10x is software and register compatible with SMSC's proprietary
82077AA core.
*The “x” in the part number is a designator that changes depending upon the particular BIOS used inside the specific chip. “2”
denotes AMI Keyboard BIOS and “7” denotes Phoenix 42i Keyboard BIOS.
Page 2
TABLE OF CONTENTS
FEATURES..................................................................................................................................................................1
ORDERING INFORMATION
....................................................................................................................................2
GENERAL DESCRIPTION
.......................................................................................................................................2
PIN CONFIGURATION.............................................................................................................................................5
DESCRIPTION OF PIN FUNCTIONS.....................................................................................................................6
B
UFFER
T
YPE
D
ESCRIPTIONS
.................................................................................................................................10
P
INS
T
HAT
R
EQUIRE
E
XTERNAL
P
ULLUP
R
ESISTORS
............................................................................................11
BLOCK DIAGRAM...................................................................................................................................................12
REFERENCE DOCUMENTS..................................................................................................................................12
3 VOLT OPERATION / 5 VOLT TOLERANCE ..................................................................................................13
POWER FUNCTIONALITY ...................................................................................................................................13
VCC P
OWER
............................................................................................................................................................13
VTR S
UPPORT
.........................................................................................................................................................13
I
NTERNAL
PWRGOOD
...........................................................................................................................................13
32.768
K
H
Z
T
RICKLE
C
LOCK
I
NPUT
........................................................................................................................13
I
NDICATION OF
32
K
H
Z
C
LOCK
.................................................................................................................................14
T
RICKLE
P
OWER
F
UNCTIONALITY
...........................................................................................................................14
VREF P
IN
................................................................................................................................................................15
M
AXIMUM
C
URRENT
V
ALUES
..................................................................................................................................15
P
OWER
M
ANAGEMENT
E
VENTS
(PME/SCI)...........................................................................................................16
FUNCTIONAL DESCRIPTION
...............................................................................................................................16
SUPER I/O REGISTERS......................................................................................................................................16
HOST PROCESSOR INTERFACE (LPC)
.........................................................................................................16
LPC INTERFACE
..................................................................................................................................................17
FLOPPY DISK CONTROLLER .............................................................................................................................21
FDC INTERNAL REGISTERS.............................................................................................................................21
COMMAND SET/DESCRIPTIONS........................................................................................................................36
INSTRUCTION SET
.................................................................................................................................................38
SERIAL PORT (UART) ...........................................................................................................................................55
INFRARED INTERFACE........................................................................................................................................66
MPU-401 MIDI UART..............................................................................................................................................67
O
VERVIEW
................................................................................................................................................................67
H
OST
I
NTERFACE
......................................................................................................................................................68
MPU-401 C
OMMAND
C
ONTROLLER
.........................................................................................................................70
MIDI UART.............................................................................................................................................................71
MPU-401 C
ONFIGURATION
R
EGISTERS
....................................................................................................................71
Page 3
PARALLEL PORT....................................................................................................................................................72
IBM XT/AT COMPATIBLE, BI-DIRECTIONAL AND EPP MODES
..................................................................73
EXTENDED CAPABILITIES PARALLEL PORT.................................................................................................78
POWER MANAGEMENT........................................................................................................................................88
SERIAL IRQ..............................................................................................................................................................91
TIMING DIAGRAMS FOR SER_IRQ CYCLE ....................................................................................................91
8042 KEYBOARD CONTROLLER DESCRIPTION ...........................................................................................94
L
ATCHES
O
N
K
EYBOARD AND
M
OUSE
IRQ
S
..........................................................................................................100
K
EYBOARD AND
M
OUSE
PME G
ENERATION
..........................................................................................................101
GENERAL PURPOSE I/O .....................................................................................................................................102
GPIO P
INS
.............................................................................................................................................................102
EITHER EDGE TRIGGERED INTERRUPTS
..................................................................................................107
LED FUNCTIONALITY
.......................................................................................................................................107
SYSTEM MANAGEMENT INTERRUPT (SMI) ................................................................................................108
PME SUPPORT.......................................................................................................................................................109
‘WAKE ON SPECIFIC KEY’ OPTION
...............................................................................................................110
FAN SPEED CONTROL AND MONITORING ..................................................................................................111
F
AN
S
PEED
C
ONTROL
...........................................................................................................................................111
F
AN
T
ACHOMETER
I
NPUTS
....................................................................................................................................112
SECURITY FEATURE ..........................................................................................................................................115
GPIO D
EVICE
D
ISABLE
R
EGISTER
C
ONTROL
.......................................................................................................115
D
EVICE
D
ISABLE
R
EGISTER
..................................................................................................................................115
GAME PORT LOGIC ............................................................................................................................................115
P
OWER
C
ONTROL
R
EGISTER
................................................................................................................................117
VREF P
IN
..............................................................................................................................................................117
RUNTIME REGISTERS ........................................................................................................................................117
CONFIGURATION ................................................................................................................................................142
OPERATIONAL DESCRIPTION.........................................................................................................................159
MAXIMUM GUARANTEED RATINGS*............................................................................................................159
DC ELECTRICAL CHARACTERISTICS..........................................................................................................159
TIMING DIAGRAMS
..............................................................................................................................................162
PACKAGE OUTLINE............................................................................................................................................184
APPENDIX - TEST MODE....................................................................................................................................185
B
OARD
T
EST
M
ODE
...............................................................................................................................................185
Page 4
PIN CONFIGURATION
GP57/nDTR2
GP56/nCTS2
GP55/nRTS2
GP54/nDSR2
GP53/TXD2(IRTX)
GP52/RXD2(IRRX)
GP51/nDCD2
VCC
GP50/nRI2
nDCD1
nRI1
nDTR1
nCTS1
nRTS1
nDSR1
TXD1
RXD1
nSTROBE
nALF
nERROR
100
99
98
97
96
95
94
93
92
91
90
89
88
87
86
85
84
83
82
81
GP40/DRVDEN0
GP41/DRVDEN1
nMTR0
nDSKCHG
nDS0
CLKI32
VSS
nDIR
nSTEP
nWDATA
nWGATE
nHDSEL
nINDEX
nTRK0
nWRTPRT
nRDATA
GP42/nIO_PME
VTR
CLOCKI
LAD0
LAD1
LAD2
LAD3
nLFRAME
nLDRQ
nPCI_RESET
nLPCPD
GP43/DDRC
PCI_CLK
SER_IRQ
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
LPC47M10x
100 PIN QFP
80
79
78
77
76
75
74
73
72
71
70
69
68
67
66
65
64
63
62
61
60
59
58
57
56
55
54
53
52
51
nACK
BUSY
PE
SLCT
VSS
PD7
PD6
PD5
PD4
PD3
PD2
PD1
PD0
nSLCTIN
nINIT
VCC
GP37/A20M
GP36/nKBDRST
IRTX2/GP35
IRRX2/GP34
VSS
MCLK
MDAT
KCLK
KDAT
GP33/FAN1
GP32/FAN2
VCC
GP31/FAN_TACH1
GP30/FAN_TACH2
VSS
GP10/J1B1
GP11/J1B2
GP12/J2B1
GP13/J2B2
GP14/J1X
GP15/J1Y
GP16/J2X
GP17/J2Y
AVSS
GP20/P17
GP21/P16/nDS1
GP22/P12/nMTR1
VREF
GP24/SYSOPT
GP25/MIDI_IN
GP26/MIDI_OUT
GP60/LED1
GP61/LED2
GP27/nIO_SMI
Page 5
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
京公网安备 11010802033920号
EEWORLD
