EEWORLDEEWORLDEEWORLD

Part Number

Search

3GPF64GD-80M-60.000

Description
11.4 x 9.6 x 2.5mm SMD VCXO
CategoryPassive components    oscillator   
File Size99KB,1 Pages
ManufacturerEuroquartz
Websitehttp://www.euroquartz.co.uk/
Environmental Compliance
Download Datasheet Parametric View All

3GPF64GD-80M-60.000 Overview

11.4 x 9.6 x 2.5mm SMD VCXO

3GPF64GD-80M-60.000 Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
Reach Compliance Codecompli
Other featuresTRISTATE; ENABLE/DISBLE FUNCTION; COMPLIMENTARY OUTPUT
Maximum control voltage2 V
Minimum control voltage1.3 V
maximum descent time7 ns
Frequency Adjustment - MechanicalNO
Frequency offset/pull rate80 ppm
frequency stability25%
Installation featuresSURFACE MOUNT
Nominal operating frequency60 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVPECL
Output load50 OHM
physical size11.4mm x 9.6mm x 4.7mm
longest rise time7 ns
Maximum supply voltage3.465 V
Minimum supply voltage3.135 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry55/45 %
Base Number Matches1
EURO
QUARTZ
Frequency range 38MHz to 640MHz
LVPECL Output
Supply Voltage 3.3 VDC
Phase jitter 0.4ps typical
Pull range from ±30ppm to ±150ppm
DESCRIPTION
GPF64 VCXOs are packaged in a 6 pad 11.4 x 9.6mm SMD package.
Typical phase jitter for GPF series VCXOs is 0.4 ps. Output is LVPECL.
Applications include phase lock loop, SONET/ATM, set-top boxes,
MPEG , audio/video modulation, video game consoles and HDTV.
GPF64 LVPECL VCXO
11.4 x 9.6 x 2.5mm SMD VCXO
OUTLINE & DIMENSIONS
SPECIFICATION
Frequency Range:
Supply Voltage:
Output Logic:
RMS Period Jitter:
Peak to Peak Jitter:
Phase Jitter:
Initial Frequency Accuracy:
Output Voltage HIGH (1):
Output Voltage LOW (0):
Pulling Range:
Control Voltage Range:
Temperature Stability:
Output Load:
Rise/Fall Times:
Duty Cycle:
Start-up Time:
Current Consumption:
Static Discharge Protection:
Storage Temperature:
Ageing:
Enable/Disable:
RoHS Status:
38.0MHz to 640.0MHz
3.3 VDC ±5%
LVPECL
3.0ps typical
20.0ps typical, 30.0ps maximum
0.4ps typical, 5.0ps maximum
Tune to the nominal frequency
with Vc= 1.65 ±0.2VDC
Vdd-1.025V minimum
Vdd-0.880V maximum
Vdd-1.810V minimum
Vdd-1.620V maximum
(RL=50 to Vdd-2V)
From ±30ppm to ±150ppm
1.65 ±0.35 Volts
See table
50 into Vdd or Thevenin equiv.
0.5ns typ., 0.7ns max.
20% Vdd to 80% Vdd
50% ±5%
(Measured at Vdd-1.3V)
10ms maximum, 5ms typical
75mA maximum at 212.5MHz
80mA maximum at 622.08MHz
2kV maximum
-55° to +150°C
±2ppm per year maximum
See table
Fully compliant or non-compliant
FREQUENCY STABILITY
Stability Code Stability ±ppm Temp. Range
A
25
0°~+70°C
B
50
0°~+70°C
C
100
0°~+70°C
D
25
-40°~+85°C
E
50
-40°~+85°C
F
100
-40°~+85°C
If non-standard frequency stability is required
Use ‘I’ followed by stability, i.e. I20 for ±20ppm
PART NUMBERING
Example:
Supply Voltage
3 = +3.3V
Series Designator
GPF64
RoHS Status
G = Compliant
Blank - Non-compliant
Stability over temperature range
(See table)
Pullability in ±ppm
Pullability determinator
N = minimum
M = maximum
T = Typical
Frequency in MHz
3GPF64GB-80N-60.000
ENABLE/DISABLE FUNCTION
Tristate Pad
Status
Not connected
Below 0.3Vdd
(Ref. to ground)
Above 0.7Vdd
(Ref. to ground)
Output Status
LVPECL and Complimentary LVPECL enabled
Both outputs are disabled (high impedance)
Both outputs are enabled
EUROQUARTZ LIMITED Blacknell Lane CREWKERNE Somerset UK TA18 7HE
Tel: +44 (0)1460 230000 Fax: +44 (0)1460 230001 Email: info@euroquartz.co.uk www.euroquartz.co.uk
Resurrection
How to revive Zhongjiu, short bl, vcc is invalid...
xw99 Embedded System
【Design Tools】Talking about FPGA
I have always wanted to write something about FPGA design, because I am a little bit dissatisfied. Why is it that for the same design, some people can fiddle with it as if it were a game, using photos...
GONGHCU FPGA/CPLD
[Feiling OK210 development board] [UBOOT] [Transplantation] steps
The process of transplanting U-Boot on the Feiling S5PV210 development board mainly includes the following four steps: 1. Download U-Boot source code 2. Modify the corresponding file code 3. Compile U...
forlinx2013 Embedded System
Capacitor models, selection, capacitance calculation and PCB layout
Capacitor model, selection, capacitance calculation and PCB layout and wiring Capacitor model, selection, capacitance calculation and PCB layout and wiring. Capacitors usually have two parasitic param...
qwqwqw2088 Analogue and Mixed Signal
I did not forward this article
I have always been a lurker in the group, and I read good information. The day before yesterday, I saw someone in the group post such an article and asked to forward it. I read it and felt very disgus...
ddllxxrr Talking
New moderator chenzhufly LPC2000 PCB giveaway (already sent)
After lunch today, I got a very happy news. Haha, I received a message from chenzhufly: I used to have a few LPC2000 PCBs. Why don't you give them to me for free? Model: LPC2148 learning board. Here's...
soso MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1918  2107  949  2886  925  39  43  20  59  19 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号