EEWORLDEEWORLDEEWORLD

Part Number

Search

UPD45128441G5-A75A-9JF

Description
Synchronous DRAM, 32MX4, 5.4ns, MOS, PDSO54, PLASTIC, TSOP2-54
Categorystorage    storage   
File Size727KB,85 Pages
ManufacturerELPIDA
Websitehttp://www.elpida.com/en
Download Datasheet Parametric View All

UPD45128441G5-A75A-9JF Overview

Synchronous DRAM, 32MX4, 5.4ns, MOS, PDSO54, PLASTIC, TSOP2-54

UPD45128441G5-A75A-9JF Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
MakerELPIDA
Parts packaging codeTSOP2
package instructionTSOP2, TSOP54,.46,32
Contacts54
Reach Compliance Codeunknow
ECCN codeEAR99
access modeFOUR BANK PAGE BURST
Maximum access time5.4 ns
Other featuresAUTO/SELF REFRESH
Maximum clock frequency (fCLK)133 MHz
I/O typeCOMMON
interleaved burst length1,2,4,8
JESD-30 codeR-PDSO-G54
JESD-609 codee0
length22.22 mm
memory density134217728 bi
Memory IC TypeSYNCHRONOUS DRAM
memory width4
Number of functions1
Number of ports1
Number of terminals54
word count33554432 words
character code32000000
Operating modeSYNCHRONOUS
Maximum operating temperature70 °C
Minimum operating temperature
organize32MX4
Output characteristics3-STATE
Package body materialPLASTIC/EPOXY
encapsulated codeTSOP2
Encapsulate equivalent codeTSOP54,.46,32
Package shapeRECTANGULAR
Package formSMALL OUTLINE, THIN PROFILE
power supply3.3 V
Certification statusNot Qualified
refresh cycle4096
Maximum seat height1.2 mm
self refreshYES
Continuous burst length1,2,4,8,FP
Maximum standby current0.001 A
Maximum slew rate0.27 mA
Maximum supply voltage (Vsup)3.6 V
Minimum supply voltage (Vsup)3 V
Nominal supply voltage (Vsup)3.3 V
surface mountYES
technologyMOS
Temperature levelCOMMERCIAL
Terminal surfaceTin/Lead (Sn/Pb)
Terminal formGULL WING
Terminal pitch0.8 mm
Terminal locationDUAL
width10.16 mm
DATA SHEET
MOS INTEGRATED CIRCUIT
μ
PD45128441, 45128841
128M-bit Synchronous DRAM
4-bank, LVTTL
Description
The
μ
PD45128441, 45128841 are high-speed 134,217,728-bit synchronous dynamic random-access memories,
The synchronous DRAMs achieved high-speed data transfer using the pipeline architecture.
All inputs and outputs are synchronized with the positive edge of the clock.
The synchronous DRAMs are compatible with Low Voltage TTL (LVTTL).
These products are packaged in 54-pin TSOP (II).
EO
Features
Pulsed interface
• ×4, ×8
organization
organized as 8,388,608
×
4
×
4, 4,194,304
×
8
×
4 (word
×
bit
×
bank), respectively.
Fully Synchronous Dynamic RAM, with all signals referenced to a positive clock edge
Possible to assert random column address in every cycle
Quad internal banks controlled by BA0(A13) and BA1(A12)
Programmable Wrap sequence (Sequential / Interleave)
Programmable burst length (1, 2, 4, 8 and full page)
Programmable /CAS latency (2 and 3)
CBR (Auto) refresh and self refresh
Single 3.3 V
±
0.3 V power supply
4,096 refresh cycles / 64 ms
Automatic precharge and controlled precharge
LVTTL compatible inputs and outputs
Burst termination by Burst stop command and Precharge command
The information in this document is subject to change without notice. Before using this document, please
confirm that this is the latest version.
Not all devices/types available in every country. Please check with local Elpida Memory, Inc. for
availability and additional information.
Document No. E0343N10 (Ver. 1.0)
Date Published February 2003 (K) Japan
URL: http://www.elpida.com
L
od
Pr
This product became EOL in March, 2007.
Elpida Memory, Inc. is a joint venture DRAM company of NEC Corporation and Hitachi, Ltd.
t
uc
©Elpida
Memory, Inc. 2003
I encountered a strange problem again: the amplitude of the crystal oscillator on the FPGA board dropped.
I encountered a strange problem again: the amplitude of the crystal oscillator on the FPGA board dropped, causing the FPGA to not work.The board is easy to use. I have no problem using other programs,...
qd0090 FPGA/CPLD
Issues that should be paid attention to when learning NRF24L01
When nrf24L01 is set to receive mode, it can receive data through 6 different data channels (data pipes). Each data channel has a unique address but the frequency of each data channel is the same. Thi...
Aguilera RF/Wirelessly
Sharing the steps of circuit schematic checking
[size=4]After we finish drawing the circuit schematic, we know that we need to check it, but where should we start? What should we pay attention to when checking the schematic? [/size] [size=4]Here ar...
qwqwqw2088 Analogue and Mixed Signal
Design of variable period pulse generator
The signal is fixed at 50 MHz, and frequency division is required to achieve different model inputs. Design a pulse generator with adjustable period and duty cycle. During the pulse generation process...
阡陌丶莫璃 FPGA/CPLD
Is it possible that infrared will appear in this year's question?
[font=微软雅黑][size=5]Is it possible that infrared will appear in this year's topic prediction? [/size][/font]...
wwwwwww123 Electronics Design Contest
Experts, please tell me where the error is in the display program.
;--------------------------------------- ; Four-digit common anode LED dynamic scanning display program; P0 is the segment code port, P2 is the bit select port (low level is valid) ; The parameter is ...
常见泽1 MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2870  291  2507  2297  1749  58  6  51  47  36 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号