EEWORLDEEWORLDEEWORLD

Part Number

Search

5962F8957701ZX

Description
BCRTM
File Size1MB,61 Pages
ManufacturerETC1
Download Datasheet View All

5962F8957701ZX Overview

BCRTM

UT1553 BCRTM
F
EATURES
p
Comprehensive MIL-STD-1553 dual-redundant Bus
p
p
p
p
p
Controller (BC) and Remote Terminal (RT) and
Monitor (M) functions
MIL-STD-1773 compatible
Multiple message processing capability in BC
Time tagging and message logging in RT and M modes
Automatic polling and intermessage delay in
BC mode
Programmable interrupt scheme and internally
generated interrupt history list
p
Register-oriented architecture to enhance
programmability
p
DMA memory interface with 64K addressability
p
Internal self-test
p
Radiation-hardened option available for 84-lead
flatpack package only
p
Remote terminal operations in ASD/ENASD-certified
(SEAFAC)
p
Available in 84-pin pingrid array, 84-lead flatpack, 84-
lead leadless chip-carrier
p
Standard Microcircuit Drawing 5962-89577 available
- QML Q and V compliant
REGISTERS
CONTROL
HIGH-PRIORITY
STD PRIORITY LEVEL
STD PRIORITY PULSE
STATUS
CURRENT BC (or M) BLOCK/
RT DESCRIPTOR SPACE
POLLING COMPARE
CLOCK &
RESET
LOGIC
INTERRUPT
HANDLER
BC PROTOCOL
&
MESSAGE
HANDLER
BUILT-IN-TEST WORD
CURRENT COMMAND
INTERRUPT LOG
LIST POINTER
HIGH-PRIORITY
INTERRUPT ENABLE
16
HIGH-PRIORITY
INTERRUPT STATUS
STANDARD INTERRUPT
ENABLE
16
RT/MONITOR
PROTOCOL &
MESSAGE
HANDLER
BUILT-
IN-
TEST
16
RT ADDRESS
BUILT-IN-TEST
START COMMAND
RESET COMMAND
RT TIMER
RESET COMMAND
MONITOR ADDRESS
CONTROL
MONITOR ADDRESS
SELECT (0-15)
ADDRESS
MONITOR ADDRESS
SELECT (16-31)
16
16
DATA
12MHz
MASTER
RESET
1553
DATA
CHANNEL
A
1553
DATA
CHANNEL
B
DUAL
CHANNEL
ENCODER/
DECODER
MODULE
PARALLEL-
TO-SERIAL
CONVER-
SION
16
BUS
TRANSFER
LOGIC
SERIAL-TO-
PARALLEL
CONVER-
SION
TIMERON
TIMEOUT
ADDRESS
GENERATOR
16
DMA/CPU
CONTROL
16
DMA ARBITRATION
REGISTER CONTROL
DUAL-PORT MEMORY CONTROL
Figure 1. BCRTM Block Diagram
BCRTM-1
AGC circuit help
As shown in the figure above, it is an AGC circuit controlled by JFET. However, after actual welding, the waveform cannot be stabilized within a certain range but increases with the increase of input....
真正的小菜鸟 Analog electronics
[Altera SOC Experience Tour] Whispering between FPGA and ARM
Great news! The company wanted to evaluate the use of SOC for products, so I was naturally assigned the task of learning and evaluating. So, my daily work was to study SOC. In fact, as long as I could...
小梅哥 FPGA/CPLD
micropython update: 2021.5
Updated May 2021 docs/pyboard: Fix typo in pyb.Switch tutorial. docs: Fix some spelling mistakes. gitignore: Ignore macOS desktop metadata files. stm32/boards: Change default LSI_VALUE to 32000 for F4...
dcexpert MicroPython Open Source section
Ask for advice, vxworks read pci device, and other
The CPU is Pentium, running VxWorks, version 5.5. Due to project requirements, a 16-channel serial port with PCI interface was developed using FPGA. During the test of CPU reading and writing the seri...
houyb Real-time operating system RTOS
LPC2292 CAN, UART Driver
Can anyone help me write the CAN and UART interface drivers for LPC2292? ? ? It would be best if it can be annotated. Thanks in advance...
lzg2002nian Embedded System
How to set the default output state of a pin using QuartusII?
I use the EPM3128ATC100-10 chip...
yuexiaomei Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 118  2713  2853  2693  520  3  55  58  11  59 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号