EEWORLDEEWORLDEEWORLD

Part Number

Search

B41456B8100M003

Description
Aluminum Electrolytic Capacitor, Polarized, Aluminum (wet), 63V, 20% +Tol, 20% -Tol, 100000uF, Chassis Mount, RADIAL LEADED
CategoryPassive components    capacitor   
File Size446KB,17 Pages
ManufacturerTDK Corporation
Websitehttp://www.tdk.com
Environmental Compliance
Download Datasheet Parametric View All

B41456B8100M003 Online Shopping

Suppliers Part Number Price MOQ In stock  
B41456B8100M003 - - View Buy Now

B41456B8100M003 Overview

Aluminum Electrolytic Capacitor, Polarized, Aluminum (wet), 63V, 20% +Tol, 20% -Tol, 100000uF, Chassis Mount, RADIAL LEADED

B41456B8100M003 Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
MakerTDK Corporation
package instruction,
Reach Compliance Codecompli
capacitance100000 µF
Capacitor typeALUMINUM ELECTROLYTIC CAPACITOR
diameter76.9 mm
dielectric materialsALUMINUM (WET)
ESR6.7 mΩ
length143.2 mm
Manufacturer's serial numberB41456
Installation featuresCHASSIS MOUNT
negative tolerance20%
Number of terminals2
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Package shapeCYLINDRICAL PACKAGE
Package formScrew Ends
method of packingBULK
polarityPOLARIZED
positive tolerance20%
Rated (DC) voltage (URdc)63 V
ripple current25000 mA
seriesB41456
surface mountNO
Terminal pitch31.7 mm
Terminal shapeBINDING POST
Aluminum electrolytic capacitors
Capacitors with screw terminals
Series/Type:
Date:
B41456, B41458
November 2012
© EPCOS AG 2012. Reproduction, publication and dissemination of this publication, enclosures hereto and the
information contained therein without EPCOS' prior express consent is prohibited.
FPGA
Could you please help me take a look? I used FPGA to output a 20K square wave, but after measuring it with an oscilloscope, it turned out like this. How can I solve this problem?...
dongweihu123 FPGA/CPLD
EEWORLD University ---- Atmel Software Framework: Software Design Process Example
Atmel Software Framework: Software Design Process Example : https://training.eeworld.com.cn/course/464...
dongcuipin Embedded System
Schematic to PCB conversion problem
Because the current design is in default layer mode, and the package is in add layer mode, you cannot add the package "SOP8". Open the "Layer Settings" dialog box and change the layer mode of the desi...
begin权丿 PCB Design
Hello everyone
Can anyone give me some good websites for simulated electronic exercises? I can download them or watch them online. I can't find them. Please help me ....
cityfree Analog electronics

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1686  357  187  741  2433  34  8  4  15  49 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号