SMJ44C256-12JDM datasheet, PDF

SMJ44C256-12JDM: Description256KX4 FAST PAGE DRAM, 120ns, CDIP20, 0.300 INCH, SIDE BRAZED, CERAMIC, DIP-20; Categorystorage storage; File Size329KB，21 Pages; ManufacturerTexas Instruments; Websitehttp://www.ti.com.cn/

Stay tuned Parametric

SMJ44C256-12JDM Overview

256KX4 FAST PAGE DRAM, 120ns, CDIP20, 0.300 INCH, SIDE BRAZED, CERAMIC, DIP-20

Parameter Name	Attribute value
Is it lead-free?	Contains lead
Is it Rohs certified?	incompatible
Maker	Texas Instruments
Parts packaging code	DIP
package instruction	DIP, DIP20,.3
Contacts	20
Reach Compliance Code	_compli
ECCN code	EAR99
access mode	FAST PAGE
Maximum access time	120 ns
Other features	CAS BEFORE RAS REFRESH
I/O type	COMMON
JESD-30 code	R-CDIP-T20
memory density	1048576 bi
Memory IC Type	FAST PAGE DRAM
memory width	4
Number of functions	1
Number of ports	1
Number of terminals	20
word count	262144 words
character code	256000
Operating mode	SYNCHRONOUS
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
organize	256KX4
Output characteristics	3-STATE
Package body material	CERAMIC, METAL-SEALED COFIRED
encapsulated code	DIP
Encapsulate equivalent code	DIP20,.3
Package shape	RECTANGULAR
Package form	IN-LINE
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
power supply	5 V
Certification status	Not Qualified
refresh cycle	512
Filter level	MIL-PRF-38535
Maximum seat height	4.45 mm
Maximum standby current	0.003 A
Maximum slew rate	0.06 mA
Maximum supply voltage (Vsup)	5.5 V
Minimum supply voltage (Vsup)	4.5 V
Nominal supply voltage (Vsup)	5 V
surface mount	NO
technology	CMOS
Temperature level	MILITARY
Terminal form	THROUGH-HOLE
Terminal pitch	2.54 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED
width	7.62 mm

SparkRoad-V thermal imaging data acquisition and display: After asking a lot of useful questions, I finally got the thermal imaging data. I modified the 16_ov2640_sdram routine of verimake-team, replaced the 16-bit ov2640 data with 8-bit thermal imaging data...; littleshrimp FPGA/CPLD

FPGA learning book help: Hello everyone! I am an undergraduate student and have already learned VerilogHDL in a relatively systematic way. Now I want to learn FPGA, but the materials in the library are all about VHDL. Could y...; 思维蓝图 FPGA/CPLD

VxWorks ping fails: Use flash224 to download bootrom to arm9 development board, the hyperterminal can connect and display running information, the indicator light of the network port is also on, why can't ping be connect...; 轩辕情伤 Real-time operating system RTOS

Thesis Guidance: [i=s]This post was last edited by paulhyde on 2014-9-15 09:34[/i] National Electronic Design Competition Paper Writing Guidance, I hope it can help you!...; cuizhihao Electronics Design Contest

Why does this amplifier circuit use two MAX4051 analog conversion switches!: [b][size=5]Analysis of current-voltage amplifier circuit. The outputs of two analog converters must be different. How to calculate and why to use them in this way? [/size][/b]...; 天下独唱 Analog electronics

GD32VF103 modified firmware library for Gigabit RISC-V core: When studying GD32VF103, there are two versions of firmware libraries available, one is the official GD firmware library, and the other is the version provided on the Xinlai official website. The diff...; 火辣西米秀 Domestic Chip Exchange

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components