EEWORLDEEWORLDEEWORLD

Part Number

Search

AFS600-2QNG484YES

Description
IC,FPGA,13824-CELL,CMOS,BGA,256PIN,PLASTIC
Categorysemiconductor    Programmable logic devices   
File Size18MB,334 Pages
ManufacturerMicrosemi
Websitehttps://www.microsemi.com
Download Datasheet Parametric View All

AFS600-2QNG484YES Overview

IC,FPGA,13824-CELL,CMOS,BGA,256PIN,PLASTIC

AFS600-2QNG484YES Parametric

Parameter NameAttribute value
Number of terminals256
Minimum operating temperature-40 Cel
Maximum operating temperature100 Cel
stateActive
Programmable logic typeFIELD PROGRAMMABLE GATE ARRAY
clock_frequency_max350 MHz
jesd_30_codeS-PBGA-B256
Number of inputs119
umber_of_logic_cells13824
Number of outputs119
Packaging MaterialsPLASTIC/EPOXY
ckage_codeBGA
ckage_equivalence_codeBGA256,16X16,40
packaging shapeSQUARE
Package SizeGRID ARRAY
wer_supplies1.5,3.3
qualification_statusCOMMERCIAL
sub_categoryField Programmable Gate Arrays
surface mountYES
CraftsmanshipCMOS
Temperature levelIndustrial
Terminal formBALL
Terminal spacing1 mm
Terminal locationBOTTOM
Revision 4
Fusion Family of Mixed Signal FPGAs
Features and Benefits
High-Performance Reprogrammable Flash Technology
Advanced 130-nm, 7-Layer Metal, Flash-Based CMOS Process
Nonvolatile, Retains Program when Powered Off
Instant On Single-Chip Solution
350 MHz System Performance
In-System Programming (ISP) and Security
• ISP with 128-Bit AES via JTAG
• FlashLock
®
Designed to Protect FPGA Contents
Advanced Digital I/O
• 1.5 V, 1.8 V, 2.5 V, and 3.3 V Mixed-Voltage Operation
• Bank-Selectable I/O Voltages – Up to 5 Banks per Chip
• Single-Ended I/O Standards: LVTTL, LVCMOS
3.3 V / 2.5 V /1.8 V / 1.5 V, 3.3 V PCI / 3.3 V PCI-X, and
LVCMOS 2.5 V / 5.0 V Input
• Differential I/O Standards: LVPECL, LVDS, B-LVDS, M-LVDS
– Built-In I/O Registers
– 700 Mbps DDR Operation
• Hot-Swappable I/Os
• Programmable Output Slew Rate, Drive Strength, and Weak
Pull-Up/Down Resistor
• Pin-Compatible Packages across the Fusion
®
Family
Embedded Flash Memory
• User Flash Memory – 2 Mbits to 8 Mbits
– Configurable 8-, 16-, or 32-Bit Datapath
– 10 ns Access in Read-Ahead Mode
• 1 Kbit of Additional FlashROM
Integrated A/D Converter (ADC) and Analog I/O
Up to 12-Bit Resolution and up to 600 Ksps
Internal 2.56 V or External Reference Voltage
ADC: Up to 30 Scalable Analog Input Channels
High-Voltage Input Tolerance: –10.5 V to +12 V
Current Monitor and Temperature Monitor Blocks
Up to 10 MOSFET Gate Driver Outputs
– P- and N-Channel Power MOSFET Support
– Programmable 1, 3, 10, 30 µA, and 20 mA Drive Strengths
• ADC Accuracy is Better than 1%
SRAMs and FIFOs
• Variable-Aspect-Ratio 4,608-Bit SRAM Blocks (×1, ×2, ×4, ×9,
and ×18 organizations available)
• True Dual-Port SRAM (except ×18)
• Programmable Embedded FIFO Control Logic
On-Chip Clocking Support
Internal 100 MHz RC Oscillator (accurate to 1%)
Crystal Oscillator Support (32 KHz to 20 MHz)
Programmable Real-Time Counter (RTC)
6 Clock Conditioning Circuits (CCCs) with 1 or 2 Integrated PLLs
– Phase Shift, Multiply/Divide, and Delay Capabilities
– Frequency: Input 1.5–350 MHz, Output 0.75–350 MHz
Soft ARM Cortex-M1 Fusion Devices (M1)
• ARM
®
Cortex-™M1–Enabled
Pigeon Point ATCA IP Support (P1)
• Targeted to Pigeon Point
®
Board Management Reference
(BMR) Starter Kits
• Designed in Partnership with Pigeon Point Systems
• ARM Cortex-M1 Enabled
• Targeted to Advanced Mezzanine Card (AdvancedMC™ Designs)
• Designed in Partnership with MicroBlade
• 8051-Based Module Management Controller (MMC)
Low Power Consumption
• Single 3.3 V Power Supply with On-Chip 1.5 V Regulator
• Sleep and Standby Low-Power Modes
MicroBlade Advanced Mezzanine Card Support (U1)
Table 1 • Fusion Family
Fusion Devices
ARM Cortex-M1
*
Devices
Pigeon Point Devices
MicroBlade Devices
System Gates
General
Information
Tiles (D-flip-flops)
Secure (AES) ISP
PLLs
Globals
Flash Memory Blocks (2 Mbits)
Total Flash Memory Bits
Memory
FlashROM Bits
RAM Blocks (4,608 bits)
RAM kbits
Analog Quads
Analog Input Channels
Analog and I/Os
Gate Driver Outputs
I/O Banks (+ JTAG)
Maximum Digital I/Os
Analog I/Os
90,000
2,304
Yes
1
18
1
2M
1,024
6
27
5
15
5
4
75
20
U1AFS250
250,000
6,144
Yes
1
18
1
2M
1,024
8
36
6
18
6
4
114
24
AFS090
AFS250
M1AFS250
AFS600
M1AFS600
P1AFS600
U1AFS600
600,000
13,824
Yes
2
18
2
4M
1,024
24
108
10
30
10
5
172
40
AFS1500
M1AFS1500
P1AFS1500
U1AFS1500
1,500,000
38,400
Yes
2
18
4
8M
1,024
60
270
10
30
10
5
252
40
Note:
*Refer to the
Cortex-M1
product brief for more information.
January 2013
© 2013 Microsemi Corporation
I
Roche resonator - a PWM signal generator for DC/DC converters
The DC/DC boost converter family is widely used in computer hardware and industrial applications [1,2,3], such as: computer peripheral power supply, automotive auxiliary power supply, servo motor driv...
zbz0529 Power technology
Entry test questions, which expert can help? Thank you in advance!
Test question hyperlink: http://www.happyit.com.cn/login.aspx Username: Zhou Weiming Password: happyit Thank you for your help! Waiting online! ! ! ! !...
zhouzhaofu Embedded System
New Year's Day is coming soon. I miss the celebration parties in my school days.
The blackboard was written with "Celebrate New Year's Day", window paper-cuts were posted on the glass, and hanging flowers and lace were hung on the ceiling of the classroom. Haha, it was very beauti...
心仪 Talking
Coffee Taste Contempt Chain (Pretentious Guide)
[align=center][/align] [align=left] [b]Chain of contempt 1: boutique coffee shop > Starbucks/Costa > instant coffee[/b] People who like to go to boutique coffee shops always want to let you know that ...
太白金星 Talking
Cyclone III Configuration File Size
The following configuration files of Cyclone III are original files without compression. The compression ratio is generally around 33% - 50%. EP3C5---2.8MbitsEP3C10--2.8MbitsEP3C16--3.9MbitsEP3C25--5....
eeleader FPGA/CPLD
There is no year-end bonus this year.
We had a meeting last week and decided not to give out year-end bonuses this year. . . ....
stm32f103vct6 Talking

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1413  1192  2769  1991  2182  29  24  56  41  44 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号