EEWORLDEEWORLDEEWORLD

Part Number

Search

AX500-2CG896

Description
FPGA, 12096 CLBS, 1000000 GATES, 649 MHz, PBGA896
Categorysemiconductor    Programmable logic devices   
File Size2MB,226 Pages
ManufacturerActel
Websitehttp://www.actel.com/
Download Datasheet Parametric View All

AX500-2CG896 Overview

FPGA, 12096 CLBS, 1000000 GATES, 649 MHz, PBGA896

AX500-2CG896 Parametric

Parameter NameAttribute value
Number of terminals896
Minimum operating temperature0.0 Cel
Maximum operating temperature70 Cel
Processing package description1 MM PITCH, FBGA-896
each_compliYes
stateActive
Programmable logic typeFIELD PROGRAMMABLE GATE ARRAY
clock_frequency_max649 MHz
The maximum delay of a CLB module0.9900 ns
jesd_30_codeS-PBGA-B896
jesd_609_codee0
moisture_sensitivity_level3
Number of configurable logic modules12096
Number of equivalent gate circuits1.00E6
organize12096 CLBS, 1000000 GATES
Packaging MaterialsPLASTIC/EPOXY
ckage_codeBGA
packaging shapeSQUARE
Package SizeGRID ARRAY
eak_reflow_temperature__cel_225
qualification_statusCOMMERCIAL
seated_height_max2.44 mm
Rated supply voltage1.5 V
Minimum supply voltage1.42 V
Maximum supply voltage1.58 V
surface mountYES
CraftsmanshipCMOS
Temperature levelCOMMERCIAL
terminal coatingTIN LEAD
Terminal formBALL
Terminal spacing1 mm
Terminal locationBOTTOM
ime_peak_reflow_temperature_max__s_30
length31 mm
width31 mm
dditional_feature1000000 SYSTEM GATES AVAILABLE
v2.7
Axcelerator Family FPGAs
u e
Leading-Edge Performance
350+ MHz System Performance
500+ MHz Internal Performance
High-Performance Embedded FIFOs
700 Mb/s LVDS Capable I/Os
Up to 2 Million Equivalent System Gates
Up to 684 I/Os
Up to 10,752 Dedicated Flip-Flops
Up to 295 kbits Embedded SRAM/FIFO
Manufactured on Advanced 0.15
μm
CMOS Antifuse
Process Technology, 7 Layers of Metal
Single-Chip, Nonvolatile Solution
Up to 100% Resource Utilization with 100% Pin Locking
1.5V Core Voltage for Low Power
Footprint Compatible Packaging
Flexible, Multi-Standard I/Os:
– 1.5V, 1.8V, 2.5V, 3.3V Mixed Voltage Operation
– Bank-Selectable I/Os – 8 Banks per Chip
– Single-Ended I/O Standards: LVTTL, LVCMOS, 3.3V
PCI, and 3.3V PCI-X
– Differential I/O Standards: LVPECL and LVDS
AX125
125,000
82,000
672
1,344
1,344
4
18,432
4
4
8
8
168
84
504
180
Specifications
Features
Voltage-Referenced I/O Standards: GTL+, HSTL
Class 1, SSTL2 Class 1 and 2, SSTL3 Class 1 and 2
– Registered I/Os
– Hot-Swap Compliant I/Os (except PCI)
– Programmable Slew Rate and Drive Strength on
Outputs
– Programmable Delay and Weak Pull-Up/Pull-Down
Circuits on Inputs
Embedded Memory:
– Variable-Aspect 4,608-bit RAM Blocks (x1, x2, x4,
x9, x18, x36 Organizations Available)
– Independent, Width-Configurable Read and Write Ports
– Programmable Embedded FIFO Control Logic
Segmentable Clock Resources
Embedded Phase-Locked Loop:
– 14-200 MHz Input Range
– Frequency Synthesis Capabilities up to 1 GHz
Deterministic, User-Controllable Timing
Unique In-System Diagnostic and Debug Capability
with Actel Silicon Explorer II
Boundary-Scan Testing Compliant with IEEE Standard
1149.1 (JTAG)
FuseLock
TM
Secure Programming Technology
Prevents Reverse Engineering and Design Theft
Table 1-1 •
Axcelerator Family Product Profile
Device
Capacity (in Equivalent System Gates)
Typical Gates
Modules
Register (R-cells)
Combinatorial (C-cells)
Maximum Flip-Flops
Embedded RAM/FIFO
Number of Core RAM Blocks
Total Bits of Core RAM
Clocks (Segmentable)
Hardwired
Routed
PLLs
I/Os
I/O Banks
Maximum User I/Os
Maximum LVDS Channels
Total I/O Registers
Package
CSP
PQFP
BGA
FBGA
CQFP
CCGA
AX250
250,000
154,000
1,408
2,816
2,816
12
55,296
4
4
8
8
248
124
744
AX500
500,000
286,000
2,688
5,376
5,376
16
73,728
4
4
8
8
336
168
1,008
AX1000
1,000,000
612,000
6,048
12,096
12,096
36
165,888
4
4
8
8
516
258
1,548
AX2000
2,000,000
1,060,000
10,752
21,504
21,504
64
294,912
4
4
8
8
684
342
2,052
208
256, 324
256, 484
208, 352
208
484, 676
208, 352
729
484, 676, 896
352
624
896, 1152
352
624
November 2008
© 2008 Actel Corporation
i
*See Actel’s website for the latest version of the datasheet.
Considerations for selecting solid-state relays
...
fish001 Analogue and Mixed Signal
Please tell me the principle of plugging holes
Please don't laugh at me, I'm a newbie. Please help me introduce the principle of PCB plugging, thank you....
神不留名 PCB Design
Application skills/Implementation of AC sampling technology in power monitoring system based on single chip microcomputer
The system uses 8031 single-chip microcomputer to realize AC sampling of power parameters, displays the real-time values of frequency, voltage and current through LED display, gives sound and light al...
rain MCU
single phase inverter
single phase inverter...
青城山下 Analog electronics
IDC room remote power control solutions and related solutions
Intelligent PDU ( Reachctrl Power ) Technology Advantages   ● By replacing the original household power strip, the industrial-grade power supply standard is achieved, eliminating safety hazards such a...
serverwei Power technology
Help: Can you give me a schematic diagram of how to convert CF card to IDE? Thank you very much!
Help: Can you give me a schematic diagram of how to convert CF card to IDE? Thank you very much!...
wzp9999 Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 290  688  2556  1085  2127  6  14  52  22  43 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号