EEWORLDEEWORLDEEWORLD

Part Number

Search

LD061A220JAX2A

Description
Ceramic Capacitor, Multilayer, Ceramic, 100V, 5% +Tol, 5% -Tol, C0G, 30ppm/Cel TC, 0.000022uF, Surface Mount, 1206, CHIP
CategoryPassive components    capacitor   
File Size1MB,14 Pages
ManufacturerAVX
Download Datasheet Parametric View All

LD061A220JAX2A Overview

Ceramic Capacitor, Multilayer, Ceramic, 100V, 5% +Tol, 5% -Tol, C0G, 30ppm/Cel TC, 0.000022uF, Surface Mount, 1206, CHIP

LD061A220JAX2A Parametric

Parameter NameAttribute value
Is it lead-free?Contains lead
Is it Rohs certified?incompatible
MakerAVX
package instruction, 1206
Reach Compliance Codecompli
ECCN codeEAR99
capacitance0.000022 µF
Capacitor typeCERAMIC CAPACITOR
dielectric materialsCERAMIC
JESD-609 codee0
Manufacturer's serial numberLD06
Installation featuresSURFACE MOUNT
multi-layerYes
negative tolerance5%
Number of terminals2
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package shapeRECTANGULAR PACKAGE
method of packingTR, PAPER, 7 INCH
positive tolerance5%
Rated (DC) voltage (URdc)100 V
size code1206
surface mountYES
Temperature characteristic codeC0G
Temperature Coefficient-/+30ppm/Cel ppm/°C
Terminal surfaceTin/Lead (Sn/Pb)
Terminal shapeWRAPAROUND
MLCC Tin/Lead Termination "B" (LD Series)
C0G (NP0) – General Specifications
AVX Corporation will support those customers for commercial and military Multilayer Ceramic Capacitors
with a termination consisting of 5% minimum lead. This termination is indicated by the use of a “B” in the
12th position of the AVX Catalog Part Number. This fulfills AVX’s commitment to providing a full range
of products to our customers. AVX has provided in the following pages a full range of values that we
are currently offering in this special “B” termination. Please contact the factory if you require additional
information on our MLCC Tin/Lead Termination “B” products.
PART NUMBER (SEE PAGE 4 FOR COMPLETE PART NUMBER EXPLANATION)
LD05
Size
LD02 - 0402
LD03 - 0603
LD04 - 0504*
LD05 - 0805
LD06 - 1206
LD10 - 1210
LD12 - 1812
LD13 - 1825
LD14 - 2225
LD20 - 2220
5
Voltage
6.3V = 6
10V = Z
16V = Y
25V = 3
35V = D
50V = 5
100V = 1
200V = 2
500V = 7
A
Dielectric
C0G (NP0) = A
X7R = C
X5R = D
X8R = F
101
Capacitance
Code (In pF)
2 Sig. Digits +
Number of
Zeros
J
Capacitance
Tolerance
B = ±.10 pF (<10pF)
C = ±.25 pF (<10pF)
D = ±.50 pF (<10pF)
F = ±1% (≥ 10 pF)
G = ±2% (≥ 10 pF)
J = ±5%
K = ±10%
M = ±20%
A
B
2
A
Failure
Terminations
Packaging
Special
Rate
B = 5% min lead
2 = 7" Reel
Code
A = Not
X = FLEXITERM
®
4 = 13" Reel
A = Std.
with 5% min
Applicable
Product
Contact Factory
lead**
4 = Automotive
**X7R only
For
Multiples*
*LD04 has the same CV ranges as LD03.
NOTE:
Contact factory for availability of Tolerance Options for Specific Part Numbers.
Contact factory for non-specified capacitance values.
See FLEXITERM
®
section for CV options
Insulation Resistance (Ohm-Farads)
10,000
Insulation Resistance vs Temperature
1,000
100
0
0
20
40
60
80
100
Temperature
°C
The Important Information/Disclaimer is incorporated in the catalog where these specifications came from or
available online at www.avx.com/disclaimer/ by reference and should be reviewed in full before placing any order.
042320
39
The system is slow to run a specific application
After wince runs a certain application, the system becomes slow. After exiting the application, the system is still very slow. I checked the memory and found that the system only used 7M memory after ...
wangjunaza Embedded System
In the hottest month of August, bring your original creations to get high!
[align=left][/align][align=left] [size=3][font=文泉驿正黑] Last month's [/font][url=https://bbs.eeworld.com.cn/thread-468075-1-1.html] "Meeting Friends by Disassembling"[/url][font=文泉驿正黑] event allowed us ...
eric_wang DIY/Open Source Hardware
Manchester encoding implementation of high-speed communication interface between multiple modules in industrial control applications is suitable for EtherCAT module communication
FPGA Implementation of Manchester CodingIn the past, many Manchester coding implementations often used delay lines in FPGAs, or LCELL hardware delay implementations, which may cause design instability...
wisdomzhang FPGA/CPLD
As an electronics engineer, how many things do you use at home that you made yourself?
We are all electronic engineers here, and we want to know what you have designed in your own homes?Let me first talk about my stuff:1. I have to go home to eat at noon every day, but it is too slow to...
zhaojun_xf MCU
C8051F0X series C routines (with comments)
[i=s] This post was last edited by paulhyde on 2014-9-15 02:58 [/i] C8051F0X series C routines (with comments)...
lianrusong Electronics Design Contest
DSP28335 information release
[hide][/hide]...
gurou1 DSP and ARM Processors

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1294  1131  733  145  363  27  23  15  3  8 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号