IDT72271L15GB datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > storage> storage> IDT72271L15GB

IDT72271L15GB: DescriptionFIFO, 32KX9, 10ns, Synchronous, CMOS, CPGA68, PGA-68; Categorystorage storage; File Size389KB，30 Pages; ManufacturerIDT (Integrated Device Technology)

Download Datasheet Parametric View All

IDT72271L15GB Overview

FIFO, 32KX9, 10ns, Synchronous, CMOS, CPGA68, PGA-68

IDT72271L15GB Parametric

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	IDT (Integrated Device Technology)
Parts packaging code	PGA
package instruction	PGA-68
Contacts	68
Reach Compliance Code	_compli
ECCN code	EAR99
Maximum access time	10 ns
Other features	RETRANSMIT; AUTOMATIC POWER-DOWN
Maximum clock frequency (fCLK)	66.7 MHz
period time	15 ns
JESD-30 code	S-CPGA-P68
JESD-609 code	e0
length	29.464 mm
memory density	294912 bi
Memory IC Type	OTHER FIFO
memory width	9
Number of functions	1
Number of terminals	68
word count	32768 words
character code	32000
Operating mode	SYNCHRONOUS
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
organize	32KX9
Output characteristics	3-STATE
Exportable	YES
Package body material	CERAMIC, METAL-SEALED COFIRED
encapsulated code	PGA
Encapsulate equivalent code	PGA68,11X11MOD
Package shape	SQUARE
Package form	GRID ARRAY
Parallel/Serial	PARALLEL
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
power supply	5 V
Certification status	Not Qualified
Filter level	38535Q/M;38534H;883B
Maximum seat height	5.207 mm
Maximum standby current	0.025 A
Maximum slew rate	0.2 mA
Maximum supply voltage (Vsup)	5.5 V
Minimum supply voltage (Vsup)	4.5 V
Nominal supply voltage (Vsup)	5 V
surface mount	NO
technology	CMOS
Temperature level	MILITARY
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	PIN/PEG
Terminal pitch	2.54 mm
Terminal location	PERPENDICULAR
Maximum time at peak reflow temperature	NOT SPECIFIED
width	29.464 mm

Preview

Download Datasheet

View All

CMOS SUPERSYNC FIFO™

16,384 x 9, 32,768 x 9

IDT72261

IDT72271

Integrated Device Technology, Inc.

FEATURES:

•

16,384 x 9-bit storage capacity (IDT72261)

32,768 x 9-bit storage capacity (IDT72271)

10ns read/write cycle time (8ns access time)

Retransmit Capability

Auto power down reduces power consumption

Master Reset clears entire FIFO, Partial Reset clears

data, but retains programmable settings

Empty, Full and Half-full flags signal FIFO status

Programmable Almost Empty and Almost Full flags, each

flag can default to one of two preselected offsets

Program partial flags by either serial or parallel means

Select IDT Standard timing (using

and

flags) or

First Word Fall Through timing (using

and

flags)

Easily expandable in depth and width

Independent read and write clocks (permit simultaneous

reading and writing with one clock signal

Available in the 64-pin Thin Quad Flat Pack (TQFP), 64-

pin Slim Thin Quad Flat Pack (STQFP) and the 68-pin

Pin Grid Array (PGA)

Output enable puts data outputs into high impedance

High-performance submicron CMOS technology

Industrial temperature range (-40

C to +85

C) is avail-

able, tested to military electrical specifications

DESCRIPTION:

The IDT72261/72271 are monolithic, CMOS, high capac-

ity, high speed, low power first-in, first-out (FIFO) memories

with clocked read and write controls. These FIFOs are

applicable for a wide variety of data buffering needs, such as

optical disk controllers, local area networks (LANs), and inter-

processor communication.

Both FIFOs have a 9-bit input port (D

) and a 9-bit output

port (Q

). The input port is controlled by a free-running clock

(WCLK) and a data input enable pin (

WEN

). Data is written

into the synchronous FIFO on every clock when

WEN

asserted. The output port is controlled by another clock pin

(RCLK) and enable pin (

REN

). The read clock can be tied to

the write clock for single clock operation or the two clocks can

run asynchronously for dual clock operation. An output

enable pin (

) is provided on the read port for three-state

control of the outputs.

The IDT72261/72271 have two modes of operation: In the

IDT Standard Mode

, the first word written to the FIFO is

deposited into the memory array. A read operation is required

to access that word. In the

First Word Fall Through Mode

(FWFT), the first word written to an empty FIFO appears

automatically on the outputs, no read operation required. The

FUNCTIONAL BLOCK DIAGRAM

WEN

WCLK

D0-D8

LD SEN

•

INPUT REGISTER

OFFSET REGISTER

WRITE CONTROL

LOGIC

•

RAM ARRAY

16,384 x 9

32,768 x 9

•

FLAG

LOGIC

PAF

PAE

FWFT/SI

WRITE POINTER

READ POINTER

READ

CONTROL

LOGIC

OUTPUT REGISTER

MRS

PRS

RESET LOGIC

•

RCLK

REN

TIMING

Integrated Device Technology, Inc

Q0-Q8

3036 drw 01

SuperSyncFIFO is a trademark and the IDT logo is a registered trademark of Integrated Device Technology, Inc.

MILITARY AND COMMERCIAL TEMPERATURE RANGES

For latest information contact IDT's web site at www.idt.com or fax-on-demand at 408-492-8391.

MAY 1997

DSC-3036/6

Recommended Resources

Working principle diagram of RS flip-flop

Telephone controlled automatic light circuit (1)

Power supply circuit diagram with three levels of output voltage

Sound alarm circuit 03 composed of LM3909

Light spot transistor interface circuit

Dual dimmable mushroom light

Crowds of people look at 5G application scenarios: [align=left]There are already many articles on the Internet that answer the question of what 5G is from a technical perspective. Although some of these articles are written in a simple way, for ordina...; john_wang Robotics Development

What microcontroller is used in car keys? Why is the power consumption so low?: The car key has been used for 8 or 9 years and seems to still work. I was very curious and measured it. Why is the standby power consumption so low? How can the MCU sleep current be so low? Is it beca...; 大牛哥 MCU

DSP-Sitara course learning sharing 7--Compiling Linux: 1. Install the cross compiler, which has been shared before. 2. Cleaning the Kernel Sources--Cleaning the code will delete the .config file, so if you want to keep the original configuration file, bac...; qinkaiabc DSP and ARM Processors

How to design monitors and TVs with USB Type-C PD interfaces?: With the popularity of USB Type-C interface, more and more mobile phones and laptops support video output through the C interface. This small and sophisticated interface is likely to replace the tradi...; Legendary008 Domestic Chip Exchange

How to use 51 single chip microcomputer to analyze the parameters of triangle wave?: How to use 51 single chip microcomputer to analyze the amplitude, frequency and slope of triangle wave? Please give me some advice....; dzj874754 51mcu

How to change the color of a row in ListView in C#: How to change the color of a row in ListView in C#, WinCE program....; panshiowen Embedded System

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components