CRA04P
Vishay
Thick Film, Resistor Array
FEATURES
•
Concave terminal array with square corners
The CRA04P thick film resistor array is constructed on a high
grade ceramic body with concave terminations. A small
package enables the design of high density circuits. The
single component reduces board space, component counts
and assembly costs.
•
•
•
•
Wide ohmic range: 1R0 to 1M0
8 terminal package with isolated resistors
Lead (Pb)-free solder contacts on NI barrier layer
Pure tin plating provides compatibility with lead (Pb)-free
and lead containing soldering processes
•
Compatible with “Restriction of the use of Hazardous
Substances” (RoHS) directive 2002/95/EC (issue 2004)
STANDARD ELECTRICAL SPECIFICATIONS
MODEL
CIRCUIT
POWER RATING
P
70 °C
W
0.063
LIMITING ELEMENT
VOLTAGE MAX
V≅
50
TEMPERATURE
COEFFICIENT
ppm/K
± 100
± 200
TOLERANCE
%
±2
±5
RESISTANCE
RANGE
Ω
10R - 1M0
1R0 - 1M0
E-SERIES
24
24
CRA04P
03
Zero-Ohm-Resistor:
R
max
= 50 mΩ,
I
max
= 1 A
TECHNICAL SPECIFICATIONS
PARAMETER
Rated Dissipation at 70
°C
2)
Limiting Element Voltage
1)
Insulation Voltage (1 min)
Category Temperature Range
Insulation Resistance
UNIT
W per element
V≅
V
dc/ac peak
°C
Ω
CRA04P
0.063
50
100
- 55/+ 125 (+ 155)
> 10
9
Notes
1. Rated voltage:
P
×
R
2. The power dissipation on the resistor generates a temperature rise against the local ambient, depending on the heat flow support of the
printed-circuit board (thermal resistance). The rated dissipation applies only if the permitted film temperature of 155 °C is not exceeded.
PART NUMBER AND PRODUCT DESPRIPTION
PART NUMBER: CRA04P08347K0JTD
1)
C
MODEL
CRA04
R
A
0
4
PIN
08
P
0
CIRCUIT
3
= 03
8
3
4
7
K
0
J
T
D
SPECIAL
up to 2 digits
TERMINAL STYLE
P
VALUE
R
= Decimal
K
= Thousand
M
= Million
0000
= 0
Ω
Jumper
TOLERANCE
G
=±2%
J
=±5%
Z
= 0
Ω
Jumper
PACKAGING
2)
TD
TC
PZ
PRODUCT DESCRIPTION: CRA04P 08 03 473 J RT7 e3
CRA04P
MODEL
CRA04P
08
TERMINAL COUNT
08
03
CIRCUIT TYPE
03
473
RESISTANCE VALUE
473 = 47 kΩ
4R7 = 4.7
Ω
100 = 10
Ω
000 = 0
Ω
Jumper
First two digits (3 for 1 %)
are significant. Last digit
is the multiplier.
J
TOLERANCE
G=±2%
J=±5%
Z = 0
Ω
Jumper
RT7
PACKAGING
2)
RT7
RT6
PZ
e3
LEAD (Pb)-FREE
e3 = Pure Tin
Termination Finish
Notes
1. Preferred way for ordering products is by use of the PART NUMBER.
2. Please refer to the table PACKAGING, see next page.
Document Number: 31048
Revision: 09-Jan-07
For Technical Questions contact: ff3fresistors@vishay.com
www.vishay.com
1
CRA04P
Vishay
PACKAGING
PACKING CODE
MODEL
TAPE WIDTH
DIAMETER
PITCH
PIECES/REEL
PART NUMBER
180 mm/7"
CRA04P
8 mm
330 mm/13"
330 mm/13"
2 mm
2 mm
2 mm
10 000
20 000
50 000
TD
TC
PZ
PAPER TAPE
PRODUCT DESCRIPTION
RT7
RT6
PZ
Thick Film, Resistor Array
CIRCUIT
03 Circuit
120
100
80
60
40
20
0
- 55
Rated Power in
%
- 25
0
25
50
Derating
100
125
150 175
75
70
Ambient Temperature in °C
DIMENSIONS
A
C
DIMENSIONS [in millimeters]
PIN
NO#
W
L
A
B
C
P
NOM
T
W
8
P
L
B
2.00
0.20
0.32
0.25
0.50
0.35
1.00
T
TOL
± 0.10
± 0.10
± 0.10
± 0.10
-
± 0.10
± 0.10
SOLDER PAD DIMENSIONS [in millimeters]
c
w
c
w
p
a
b
b
WAVE
0.5
1.5
0.5
0.32
0.5
p
a
www.vishay.com
2
For Technical Questions contact: ff3fresistors@vishay.com
Document Number: 31048
Revision: 09-Jan-07
CRA04P
Thick Film, Resistor Array
Vishay
TEST PROCEDURES AND REQUIREMENTS
EN 60115-1
REQUIREMENTS
PERMISSIBLE CHANGE (ΔR/R)
1)
CONDITIONS OF TEST
STABILITY
CLASS 2 OR BETTER
stability for product types:
CRA04P
Resistance (4.5)
Temperature coefficient (4.8.4.2)
-
20/- 55/20 °C and
20/125/20 °C
U
= 2.5 × (P
70
x
R)
1/2
≤
2 x
U
max
; 0.5 s
Aging 4 h at 155 °C, dryheat
Solder bath method; 235 °C; 2 s
Visual examination
Solder bath method;
(260 ± 5) °C; (10 ± 1) s
30 min. at LCT = - 55 °C;
30 min. at UCT = 125 °C; 5 cycles
(40 ± 2) °C; 56 days;
(93 ± 3) % RH
16 h at UCT = 125 °C; 1 cycle at 55 °C;
2 h at LCT = - 55 °C;
1 h/1 kPa at 15 °C to 35 °C;
5 cycles at 55 °C
U
= (P
70
x
R)
1/2
U
=
U
max
; whichever is less severe
U
= (P
70
x
R)
1/2
U
=
U
max
; whichever is less severe
1.5 h on; 0.5 h off;
70 °C; 1000 h
Duration extended to 8000 hours
UCT = 125 °C; 1000 h
±2%
± 100 ppm/K
±5%
± 200 ppm/K
10
Ω
to 1 MΩ
1
Ω
to 1 MΩ
TEST
(clause)
Overload (4.13)
± (0.5 %
R
+ 0.05
Ω)
Solderability (4.17.5)
2)
Good tinning (≥ 95 % covered)
no visible damage
± (0.5 %
R
+ 0.05
Ω)
± (0.5 %
R
+ 0.05
Ω)
± (2 %
R
+ 0.1
Ω)
Resistance to soldering heat (4.18.2)
Rapid change of temperature (4.19)
Damp heat, steady state (4.24)
Climatic sequence (4.23)
± (2 %
R
+ 0.1
Ω)
Endurance at 70 °C (4.25.1)
± (2 %
R
+ 0.1
Ω)
Extended endurance (4.25.1.8)
Endurance at upper category
temperature (4.25.3)
± (4 %
R
+ 0.1
Ω)
± (2 %
R
+ 0.1
Ω)
Notes
1. Figures are given for a single element.
2. Solderability is specified for 2 years after production or requalification. Permitted storage time is 20 years.
APPLICABLE SPECIFICATIONS
• EN 60115-1
• EN 140400
• EN 140401-802
• IEC 60068-2-X
• EIA 481
Generic Specification
Sectional Specification
Detail Specification
Variety of environmental test procedures
Packaging of SMD components
Document Number: 31048
Revision: 09-Jan-07
For Technical Questions contact: ff3fresistors@vishay.com
www.vishay.com
3
Legal Disclaimer Notice
Vishay
Notice
Specifications of the products displayed herein are subject to change without notice. Vishay Intertechnology, Inc.,
or anyone on its behalf, assumes no responsibility or liability for any errors or inaccuracies.
Information contained herein is intended to provide a product description only. No license, express or implied, by
estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Vishay's
terms and conditions of sale for such products, Vishay assumes no liability whatsoever, and disclaims any express
or implied warranty, relating to sale and/or use of Vishay products including liability or warranties relating to fitness
for a particular purpose, merchantability, or infringement of any patent, copyright, or other intellectual property right.
The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications.
Customers using or selling these products for use in such applications do so at their own risk and agree to fully
indemnify Vishay for any damages resulting from such improper use or sale.
Document Number: 91000
Revision: 08-Apr-05
www.vishay.com
1
Microchip MCU
京公网安备 11010802033920号
EEWORLD
