EEWORLDEEWORLDEEWORLD

Part Number

Search

C2012C0G2A122J060AA_16

Description
Commercial Grade ( Mid Voltage (100 to 630V) )
File Size124KB,1 Pages
ManufacturerTDK Corporation
Websitehttp://www.tdk.com
Download Datasheet View All

C2012C0G2A122J060AA_16 Overview

Commercial Grade ( Mid Voltage (100 to 630V) )

C2012C0G2A122J060AA
TDK Item Description : C2012C0G2A122JT****
Application & Main Feature
Commercial Grade ( Mid Voltage (100 to 630V) )
Series
C2012 [EIA CC0805]
Dimensions
L
W
T
B
G
Cap. Change/%
|Z|, ESR/ohm
2.00mm
1.25mm
0.60mm
0.20mm
0.50mm
+/-0.2mm
+/-0.2mm
+/-0.15mm
Min.
Min.
|Z|, ESR vs. Freq. Characteristics
100
5
4
3
2
1
0
-1
-2
-3
-4
-5
DC Bias Characteristic
10
Temperature Characteristic
Characterization Sheet ( Multilayer Ceramic Chip Capacitors )
1
C0G (-55 to 125 degC 0+/-30ppm/degC)
2A (100Vdc)
1.2nF
0.1
Rated Voltage
Capacitance
0.01
1
10
100
1000
10000
0
20
40
60
80
100
120
Frequency/MHz
|Z|
ESR
DC Bias/V
Capacitance Tolerance
J (+/-5%)
1000 Min.
Cap./nF
10
Cap. vs. Freq. Characteristic
Cap. Change/%
Temperature Characteristics
0.5
0.4
0.3
0.2
0.1
0
-0.1
-0.2
-0.3
-0.4
-0.5
Q Factor
Insulation Resistance
10Gohm Min.
AEC-Q200
Not Applicable
1
1
10
100
1000
10000
-60
-40
-20
0
20
40
60
80
100
120
140
160
Frequency/MHz
Temperature/degC
Temp.Chara.
TCBias(1/2Rated)
All specifications are subject to change without notice.
January 3, 2016
MSP430 series serial port baud rate calculation method
[p=26, null, left][color=#000][font=Arial][size=4]MSP430 series, the baud rate setting of the usart module is determined by the following three parameters: UxBR0, UxBR1, UxMCTL[/size][/font][/color][/...
fish001 Microcontroller MCU
TI Carnival + First Purchase Experience
[i=s] This post was last edited by Changjianze1 on 2017-11-22 16:26[/i] [size=5]I have been using TI's microcontrollers and Bluetooth wireless products for several years[/size] [size=5]I usually buy T...
常见泽1 Wireless Connectivity
How does msp430x149 generate 32768hz frequency?
Dear experts, how to set DCOclock to generate 32768hz frequencyThere is a program written like this:void clock_set(void){IFG2=0;IFG1=0;_DINT();_BIC_SR(OSCOFF);BCSCTL1&=~XT2OFF;BCSCTL1|=RSEL1+RSEL0+XTS...
eris2007 Microcontroller MCU
FPGA counting problem
1:0]en; /*************************************/ reg [3:0] cs_ge; reg [3:0] cs_shi; reg [3:0] cs_bai; reg [3:0] cs_qian; always@(posedge clk1 or negedge rst) if (!rst) en9) cs_ge9) cs_shi9) cs_bai<=0; ...
关耳008 FPGA/CPLD
Is the microcontroller's operating speed determined by the crystal oscillator frequency?
I just finished reading the introductory book on microcontrollers, but I am still confused about the role of crystal oscillators. According to my understanding, the machine cycle occupied by each inst...
weimingqiang Embedded System
cyclone v HPS中 hard processor system ->SDRAM ->PHY setting
Where does the PLL reference clock frequency in the hard processor system -> SDRAM -> PHY setting in cyclone v HPS come from? FPGA TO HPS SDRAM PLL reference clock is not enabled. I saw from the infor...
free_think FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1721  1213  2637  2306  1215  35  25  54  47  17 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号