EEWORLDEEWORLDEEWORLD

Part Number

Search

ESMH6R3VSN473MR35S

Description
CAPACITOR, ALUMINUM ELECTROLYTIC, NON SOLID, POLARIZED, 100 V, 3300 uF, THROUGH HOLE MOUNT
CategoryPassive components   
File Size91KB,3 Pages
ManufacturerETC2
Download Datasheet Parametric View All

ESMH6R3VSN473MR35S Overview

CAPACITOR, ALUMINUM ELECTROLYTIC, NON SOLID, POLARIZED, 100 V, 3300 uF, THROUGH HOLE MOUNT

ESMH6R3VSN473MR35S Parametric

Parameter NameAttribute value
Maximum operating temperature85 Cel
Minimum operating temperature-40 Cel
negative deviation20 %
positive deviation20 %
Rated DC voltage urdc100 V
Processing package descriptionROHS COMPLIANT
Lead-freeYes
EU RoHS regulationsYes
China RoHS regulationsYes
stateACTIVE
terminal coatingTIN
Installation featuresTHROUGH HOLE MOUNT
Manufacturer SeriesSMH
capacitance3300 uF
packaging shapeCYLINDRICAL PACKAGE
Capacitor typeNON SOLID
Terminal shapeSNAP-IN
polarityPOLARIZED
tangent angle0.15
ripple current4.06A
leakage current6.6mA
LARGE CAPACITANCE ALUMINUM ELECTROLYTIC CAPACITORS
SMM
Standard snap-ins, 85C
@Endurance
with ripple current : 2,000 hours at 85C
@Non
solvent-proof type
@RoHS
Compliant
Downsized
Longer life
SMH
?SPACIFICATIONS
Items
Category
Temperature Range
Rated Voltage Range
Capacitance Tolerance
Leakage Current
Dissipation Factor
(tane)
Low Temperature
Characteristics
(Max. Impedance Ratio)
Endurance
-40 to +85C
6.3 to 100V
dc
P20%
(M)
(at 20C, 120Hz)
I=0.02CV or 3mA, whichever is smaller.
Where, I : Max. leakage current (MA), C : Nominal capacitance (MF), V : Rated voltage (V)
(at 20C after 5 minutes)
6.3V 10V 16V 25V 35V 50V 63V 80V 100V
Rated voltage (V
dc
)
0.60 0.50 0.40 0.30 0.25 0.20 0.15 0.15 0.15
tanE (Max.)
(at 20C, 120Hz)
6.3V 10V 16V 25V 35V 50V 63V 80V 100V
Rated voltage (V
dc
)
2
2
2
2
3
3
4
4
4
Z(-25C)/Z(+20C)
5
5
6
6
8
10
15
15
15
Z(-40C)/Z(+20C)
(at 120Hz)
The following specifications shall be satisfied when the capacitors are restored to 20C after subjected to DC voltage with the rated
ripple current is applied for 2,000 hours at 85C.
Capacitance change
[P20%
of the initial value
D.F. (tanE)
[200%
of the initial specified value
Leakage current
[The
initial specified value
The following specifications shall be satisfied when the capacitors are restored to 20C after exposing them for 1,000 hours at 85C
without voltage applied.
Capacitance change
[P20%
of the initial value
D.F. (tanE)
[150%
of the initial specified value
Leakage current
[The
initial specified value
Characteristics
Shelf Life
?DIMENSIONS
[mm]
@Terminal
Code : VS (F22 to
F35)
: Standard
Sleeve (PET : Black)
FD+1max.
Negative mark
PC board pin-out
10
@Terminal
Code : LI (F35)
Sleeve (PET : Black)
FD+1max.
4.2P0.5
Negative mark
PC board pin-out
2-1.2B6
Vent
LP2
*
4.0P0.5
2-F2
5P0.5
LP2
4.5P1
14.2P1
Vent
*FD=35mm : 3.5P0.5mm
No plastic disk is the standard design
?PART
NUMBERING SYSTEM
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
E SMH
A A A
V S N
A A A
M
A A A
S
Supplement code
Size code
Capacitance tolerance code
Capacitance code (ex. 820MF:821, 3,300MF:332)
Dummy terminal code
Terminal code
Voltage code (ex. 6.3V:6R3, 63V:630, 100V:101)
Series code
Category
Please refer to "A guide to global code (snap-in type)"
(1/3)
CAT. No. E1001F
Looking for books about sd cards and disk storage
I am a beginner in MSP430 and I am just getting started. Since the project I am going to do is about the storage under the MSP430 platform, the storage medium is generally an SD card, so I want to fin...
pp1573 Microcontroller MCU
Urgent question: Why can't I receive data normally when using Winsock?
I wrote the server and client by myself. The header file includes winsock2.h and the library uses Ws2.lib. The client can send messages normally and the server can receive messages, but it cannot rece...
huaao2008 Embedded System
Learn FPGA from Teacher Xia (4) Two different assignment statements in Verilog
[flash]http://www.tudou.com/v/MDn-cdNpNoI/v.swf[/flash]...
soso FPGA/CPLD
Show a very low exposed point
[i=s]This post was last edited by ljj3166 on 2015-6-9 20:23[/i] Please call the original poster the title person[b]This post will discuss some nipple exposure issues (administrator, please do not dele...
ljj3166 Microcontroller MCU
RF Design
RF Design...
jayson RF/Wirelessly
【Design Tools】Xilinx Virtex-4 LX160/200 Development Tool Kit
The Xilinx Virtex-4 LX160/200 Development Kit provides a complete hardware environment that allows designers to accelerate product launch. This kit targets Xilinx's innovative Virtex-4 Platform FPGA s...
ddllxxrr FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2442  233  581  284  261  50  5  12  6  32 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号