B37871K5101F060 datasheet, PDF

B37871K5101F060: DescriptionCeramic Capacitor, Multilayer, Ceramic, 50V, 1% +Tol, 1% -Tol, C0G, 30ppm/Cel TC, 0.0001uF, Surface Mount, 1206, CHIP; CategoryPassive components capacitor; File Size152KB，23 Pages; ManufacturerEPCOS (TDK)

Download Datasheet Parametric View All

B37871K5101F060 Overview

Ceramic Capacitor, Multilayer, Ceramic, 50V, 1% +Tol, 1% -Tol, C0G, 30ppm/Cel TC, 0.0001uF, Surface Mount, 1206, CHIP

Parameter Name	Attribute value
Maker	EPCOS (TDK)
package instruction	, 1206
Reach Compliance Code	unknow
ECCN code	EAR99
capacitance	0.0001 µF
Capacitor type	CERAMIC CAPACITOR
dielectric materials	CERAMIC
Manufacturer's serial number	B37871
Installation features	SURFACE MOUNT
multi-layer	Yes
negative tolerance	1%
Number of terminals	2
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Package shape	RECTANGULAR PACKAGE
method of packing	TR, CARDBOARD, 7 INCH
positive tolerance	1%
Rated (DC) voltage (URdc)	50 V
size code	1206
surface mount	YES
Temperature characteristic code	C0G
Temperature Coefficient	-/+30ppm/Cel ppm/°C
Terminal surface	NICKEL
Terminal shape	WRAPAROUND

Multilayer ceramic capacitors

Chip capacitors, C0G

Date:

October 2006

Data Sheet

EPCOS AG 2006. Reproduction, publication and dissemination of this data sheet and the

information contained therein without EPCOS’ prior express consent is prohibited.

TimerA outputs PWM in continuous mode: [i=s]This post was last edited by woshilee on 2014-4-29 11:47[/i] As shown in the figure, we can see how TA0.1 outputs waveforms, but what about the waveform output by TA0.0? When using output mode 4,...; woshilee Microcontroller MCU

【TI Classroom】Problems during login: I had to deal with the registration issue several times before, but this morning with the help of the administrator, I was finally able to enter the main site. But I encountered a new problem: after c...; 邶风 Microcontroller MCU

Altera asynchronous FIFO operation problem: I have used asynchronous Fifo many times in my current project. The problem is that, in asynchronous mode, I keep writing data to the Fifo and continue writing even when it is full. At the beginning, ...; yangfpga FPGA/CPLD

Is the reset of the DDR3 chip on the HPS side always low?: I made a board myself, the reset pin of the DDR3 chip on the HPS side is always low, but the DE1 development board does not have any program burned inside, and the pin is high level when powered on. I...; hellboy158 FPGA/CPLD

The difference between arm dsp and fpga: [b] The difference between arm, dsp and fpga[/b] Huangyuan Mange 08-05-28 16:36 Published at: [url=http://www.xici.net/b804866/board.asp][color=#0000ff]《EmbeddedWay Embedded System》[/color][/url] Cate...; 安_然 DSP and ARM Processors

How about studying FPGA for mechanical graduate students?: [font=微软雅黑][size=7]I am a graduate student now. My teacher has no projects. I want to learn FPGA by myself. I would like to ask Da Sheng to help me plan. How far can I reach in two years? I feel that ...; tao147258 FPGA/CPLD

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components