EEWORLDEEWORLDEEWORLD

Part Number

Search

501E58WML4

Description
CAPACITOR, CERAMIC, 500V, X7R, 15uF, SURFACE MOUNT
CategoryPassive components    capacitor   
File Size836KB,6 Pages
ManufacturerJohanson Dielectrics
Download Datasheet Parametric View All

501E58WML4 Overview

CAPACITOR, CERAMIC, 500V, X7R, 15uF, SURFACE MOUNT

501E58WML4 Parametric

Parameter NameAttribute value
MakerJohanson Dielectrics
package instruction,
Reach Compliance Codeunknow
ECCN codeEAR99
capacitance15 µF
Capacitor typeCERAMIC CAPACITOR
dielectric materialsCERAMIC
Manufacturer's serial numberE
Installation featuresSURFACE MOUNT
multi-layerN
negative tolerance20%
Number of terminals2
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package shapeRECTANGULAR PACKAGE
positive tolerance20%
Rated (DC) voltage (URdc)500 V
surface mountYES
Temperature characteristic codeX7R
Temperature Coefficient15% ppm/°C
Terminal shapeGULL WING
EEWORLD University ---- Basics of Power Technology - Ding Jingzhu
Fundamentals of Power Technology - Ding Jingzhu : https://training.eeworld.com.cn/course/3691...
hi5 Power technology
Is there any AHD to USB automatic resolution recognition?
AHD to USB UVC acquisition solution, independently developed: CH5608 USB video acquisition chip, supports audio input. Coaxial HD to USB Signal Converter 1. Support all video formats AHD/CVI/TVI/AV. (...
hlws001 Industrial Control Electronics
How to confirm that the computer parallel port is working properly?
I have connected the MSP-FET430P140 emulation system, but the FET device is not recognized. Is it a problem with the parallel port?...
272464817 Microcontroller MCU
DSP generates bin file method
Change "${ProjName}.out" to "${ProjName}.bin" and recompile....
火辣西米秀 DSP and ARM Processors
Help solve this problem! ! ! !
This is part of the prompt information after my program is compiled! ! ! I want to know what the two prompts of memory usage information mean and what is the difference between the two. Thank you! ! !...
ruohanlee Microcontroller MCU
Problems encountered when using FPGA to connect external chips directly
Background introduction: The hardware architecture is FPGA+DSP. The DSP pin signals wen, rdn, and cs are connected to the external RAM through FPGA IO. The purpose of this is to allow FPGA to access D...
eeleader FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2721  1446  45  2464  1719  55  30  1  50  35 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号