I547-7N2-20.000 datasheet, PDF

Datasheet> All Categories > I547-7N2-20.000

Preview

I547-7N2-20.000: Description2.5 mm x 3.2 mm Ceramic Package SMD TCXO; File Size41KB，2 Pages; ManufacturerILSI; Websitehttp://www.ilsiamerica.com

Download Datasheet View All

I547-7N2-20.000 Overview

2.5 mm x 3.2 mm Ceramic Package SMD TCXO

Preview

Download Datasheet

View All

2.5 mm x 3.2 mm Ceramic Package SMD TCXO

I547/I747 Series

Product Features:

Low Jitter, Non-PLL Based Output

Clipped Sinewave

Analog Compensation

Available



0.5 ppm Stability

Applications:

GPS

Sonet /SDH

802.11 / Wifi

T1/E1, T3/E3

3.20

2.50

Frequency

GPS Frequencies

Frequency Tolerance @ 25



Frequency Stability

Vs Temperature

Vs Supply Voltage ( 5%)

Vs Load(10%)

Output Level

Clipped Sinewave

Output Load

Clipped Sinewave

Duty Cycle (HCMOS)

Frequency Slope

(2C steps from -20



C to +70



Start Time (90% of Vp-p)

Aging

Supply Voltage

Current

Voltage Control

(I747)

Operating

Storage

Phase Noise

10Mhz to 52 Mhz

16.396Mhz, 16.3676Mhz, 16.367667Mhz, 19.200Mhz,

24.5535Mhz, 26.000Mhz



1.5 ppm

See Frequency Stability Table



0.1 ppm Max.



.0.2 ppm Max.

0.8 V p-p Min.

10K Ohms / 10 pF

50% ±10%



0.1 ppm /



1.2 Max.

0.10

0.65 +/-0.02

0.62 +/-0.02

0.10

Recommended Pad Layout

2.40

3.0 mS Max.



1 ppm / Year Max.

See Supply Voltage Table , tolerance



1.5 mA Max

1.5 VDC



1.0 VDC,



5.0 ppm Min.

See Operating Temperature Table

-40



C to +85



-87 dBc/Hz @ 10 Hz

-112 dBc/Hz @ 100 Hz

-135 dBc/Hz @ 1KHz

-145 dBc/Hz @ 10 Khz

2.0

1.3

0.9

Connection

Vcontrol / N.C.

GND

Output

Vcc

Dimension Units: mm

Package

I547 (Clipped Sinewave TCXO)

I747 (Clipped Sinewave TCVCXO)

Part Number Guide

Operating Temperature

7 = 0 C to +50 C

1 = 0 C to +70 C

3 = -20 C to +70 C

5 = -30 C to +85 C

2 = -40 C to +85 C

Sample Part Number: I547-1Q3-20.000 Mhz

FrequencyStability vs Temperature

Supply Voltage

**Y =

0.5

ppm

**N =

1.0

ppm

**O =

1.5

ppm

**P =

2.0

ppm

Q =

2.5

ppm

R =

3.0

ppm

J =

5.0

ppm

3 = 3.3 V

7 = 3.0 V

2 = 2.7 V

1 = 1.8 V

Frequency

- 20.000 MHz

NOTE: A 0.01 µF bypass capacitor is recommended between Vcc (pin 4) and GND (pin 2) to minimize power supply noise.

** Not available for all temperature ranges.

ILSI

America

Phone: 775-851-8880 • Fax: 775-851-8882• e-mail: e-mail@ilsiamerica.com • www.ilsiamerica.com

8/09/11_E

Specifications subject to change without notice

Page 1

Recommended Resources

DC relay acceleration release circuit 2

Bedside lamp safety switch circuit (1)

Digital phase meter

DC 12V to AC 220V inverter power supply

820e computer motherboard circuit diagram_55

Computer motherboard circuit diagram 810 3_17

Verilog language system learning (sequence): Hello everyone, this is my first official blog. As people in the micro-era, we no longer have time to read lengthy blog posts. But when it comes to learning, there must be a process of accumulation. S...; lj8385174 FPGA/CPLD

Beginner's guide to switching power supply - Introduction to the basic principles of switching power supply: [size=3]The following summarizes the basic principles and parameter design references of switching power supplies[/size] [b]1. Circuit composition of switching power supplies[/b] The main circuit of t...; 木犯001号 Analogue and Mixed Signal

Please guide how to convert the current/voltage signal of the photoelectric sensor into the value on the display: I am working on a project that requires amplifying and processing the light signal received by the photoelectric sensor and finally converting it into a numerical value on the display screen. I don't ...; shui1219 Sensor

MicroPython standard library function sys: [font=Tahoma, Helvetica, SimSun, sans-serif][size=4]sys - System Functions[/size][/font] [font=Tahoma, Helvetica, SimSun, sans-serif]Functions[/font] [list] [*]sys.exit(retval=0) Exits the current pro...; dcexpert MicroPython Open Source section

How to transfer the 3.5mm recording jack output to the stereo speaker circuit: ...; jiguangshen Analog electronics

How to solve parameterized assignment in VHDL: assign all 0, all 1, all z: In VHDL, parameters can be defined in generic statements. Generally, the bit width is defined here, and other parameters can be defined in the package. We will not discuss this here. A very good state...; eeleader FPGA/CPLD

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components