EEWORLDEEWORLDEEWORLD

Part Number

Search

LTC2181IUP#TRPBF

Description
2-Channel Dual ADC Pipelined 40Msps 16-bit Parallel 64-Pin QFN EP T/R
File Size2MB,36 Pages
ManufacturerADI
Websitehttps://www.analog.com
Download Datasheet Parametric View All

LTC2181IUP#TRPBF Overview

2-Channel Dual ADC Pipelined 40Msps 16-bit Parallel 64-Pin QFN EP T/R

LTC2181IUP#TRPBF Parametric

Parameter NameAttribute value
EU restricts the use of certain hazardous substancesCompliant
ECCN (US)3A991.c.4
Part StatusActive
HTS8542.39.00.01
Converter TypeGeneral Purpose
ArchitecturePipelined
Resolution16bit
Number of ADCs2
Number of Input Channels2
Sampling Rate40Msps
Digital Interface TypeParallel
Input TypeVoltage
Input Signal TypeSingle-Ended|Differential
Voltage ReferenceInternal|External
Voltage Supply SourceSingle
Input Voltage1Vp-p/2Vp-p
Minimum Single Supply Voltage (V)1.7
Typical Single Supply Voltage (V)1.8
Maximum Single Supply Voltage (V)1.9
Typical Power Dissipation (mW)259
Maximum Power Dissipation (mW)288
Integral Nonlinearity Error±6LSB
Full Scale Error-1.8/0.8%FSR
Signal to Noise Ratio76.9dBFS(Typ)
No Missing Codes (bit)16
Sample and HoldYes
Single-Ended InputYes
Digital Supply SupportNo
Minimum Operating Temperature (°C)-40
Maximum Operating Temperature (°C)85
PackagingTape and Reel
Supplier PackageQFN EP
Pin Count64
Standard Package NameQFN
MountingSurface Mount
Package Height0.75(Max)
Package Length9
Package Width9
PCB changed64
Lead ShapeNo Lead
LTC2182/LTC2181/LTC2180
16-Bit, 65Msps/
40Msps/25Msps Low Power
Dual ADCs
DESCRIPTION
The LTC
®
2182/LTC2181/LTC2180 are two-channel si-
multaneous sampling 16-bit A/D converters designed for
digitizing high frequency, wide dynamic range signals. They
are perfect for demanding communications applications
with AC performance that includes 77dB SNR and 90dB
spurious free dynamic range (SFDR). Ultralow jitter of
0.07ps
RMS
allows undersampling of IF frequencies with
excellent noise performance.
DC specs include ±2LSB INL (typ), ±0.5LSB DNL (typ)
and no missing codes over temperature. The transition
noise is 3.3LSB
RMS
.
The digital outputs can be either full rate CMOS, Double
Data Rate CMOS, or Double Data Rate LVDS. A separate
output power supply allows the CMOS output swing to
range from 1.2V to 1.8V.
The ENC
+
and ENC
inputs may be driven differentially
or single-ended with a sine wave, PECL, LVDS, TTL, or
CMOS inputs. An optional clock duty cycle stabilizer al-
lows high performance at full speed for a wide range of
clock duty cycles.
L,
LT, LTC, LTM, Linear Technology and the Linear logo are registered trademarks of Linear
Technology Corporation. All other trademarks are the property of their respective owners.
FEATURES
n
n
n
n
n
n
n
n
n
n
n
n
n
Two-Channel Simultaneously Sampling ADC
77dB SNR
90dB SFDR
Low Power: 160mW/115mW/78mW Total
80mW/58mW/39mW per Channel
Single 1.8V Supply
CMOS, DDR CMOS, or DDR LVDS Outputs
Selectable Input Ranges: 1V
P-P
to 2V
P-P
550MHz Full Power Bandwidth S/H
Optional Data Output Randomizer
Optional Clock Duty Cycle Stabilizer
Shutdown and Nap Modes
Serial SPI Port for Configuration
64-Pin (9mm
×
9mm) QFN Package
APPLICATIONS
n
n
n
n
n
n
Communications
Cellular Base Stations
Software Defined Radios
Portable Medical Imaging
Multi-Channel Data Acquisition
Nondestructive Testing
TYPICAL APPLICATION
1.8V
V
DD
1.8V
OV
DD
0
–10
CH 1
ANALOG
INPUT
–20
AMPLITUDE (dBFS)
S/H
16-BIT
ADC CORE
D1_15
D1_0
OUTPUT
DRIVERS
D2_15
D2_0
–30
–40
–50
–60
–70
–80
CMOS,
DDR CMOS
OR DDR LVDS
OUTPUTS
2-Tone FFT, f
IN
= 70MHz and 69MHz
CH 2
ANALOG
INPUT
S/H
16-BIT
ADC CORE
–90
–100
–110
–120
65MHz
CLOCK
GND
CLOCK
CONTROL
218210 TA01a
0
20
10
FREQUENCY (MHz)
30
218210
TA01b
OGND
218210f
1
Calculate the time interval of the switch delay
There is a set of switches. Ideally, when a switch is pressed, each switch should be turned on at the same time. However, due to the delay, each sub-switch will be delayed after the switch is pressed....
flydragon83 Embedded System
What does it mean to use the RSEG pseudo-instruction multiple times in the IAR assembler?
As the title says! What does it mean to use the RSEG pseudo-instruction multiple times in the IAR assembler? What does it mean to use the RSEG pseudo-instruction multiple times in the IAR assembler? W...
chen611 Embedded System
An idea for powering equipment in remote areas~~
Please advise, using wind power to charge supercapacitors, and then using supercapacitors to power many remote outdoor devices, do you think this method is reliable?...
老夫子 Analog electronics
128x64 LCD KS0108 driver
For your reference only...
rain Embedded System
Please explain the assembly program of digital voltmeter
[i=s] This post was last edited by Xu Laoer on 2019-5-24 16:50 [/i] I am a novice who has just started to learn 51 single-chip microcomputers. Recently, I have read the assembly program of digital vol...
许老二 MCU
DSP structural characteristics and computing performance
Consider an example of digital signal processing, such as a finite impulse response filter (FIR). In mathematical terms, a FIR filter is a series of dot products. It takes an input quantity and an ord...
火辣西米秀 DSP and ARM Processors

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 759  1844  813  2024  758  16  38  17  41  7 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号