EEWORLDEEWORLDEEWORLD

Part Number

Search

PONA2114-8-2DC-FC-01

Description
Erbium Doped Fiber Amplifier (EDFA)
CategoryWireless rf/communication    Optical fiber   
File Size479KB,4 Pages
ManufacturerEMCORE
Websitehttp://www.emcore.com/
Download Datasheet Parametric View All

PONA2114-8-2DC-FC-01 Overview

Erbium Doped Fiber Amplifier (EDFA)

PONA2114-8-2DC-FC-01 Parametric

Parameter NameAttribute value
MakerEMCORE
Reach Compliance Codeunknown
body width374.9 mm
body height43.68 mm
Body length or diameter482.6 mm
Connection TypeFC/APC CONNECTOR
Fiber optic equipment typesEDFA AMPLIFIER
gain change1 dB
minimum gain0.5 dB
Installation featuresBOARD/PANEL MOUNT
maximum noise index4.5 dB
Maximum operating wavelength1562 nm
Minimum operating wavelength1530 nm
Nominal operating wavelength1546 nm
Nominal optical power output25.11 mW
Nominal supply voltage48 V
surface mountNO
PONA 2100 Series
DATASHEET | JANUARY 2012
FIBER OPTICS
PONA 2100 Series Erbium Doped Fiber Amplifier
The EMCORE PONA 2100 Series Erbium Doped Fiber Amplifier (EDFA) is an
ideal building block for OEM system integrators. The family of PONA 2100 series
EDFA’s is designed to meet the most demanding noise performance requirements
of CATV applications, and performs all the functions required of an optical
amplifier for system integration. PONA 2100 series EDFA’s provide optical
isolation on the input and output of the gain block for stable, low noise operation.
The input and output optical signal power levels are detected for monitoring and
control. The input optical signal is amplified with active gain control for a constant
output power level, or with active output power control for constant gain mode.
The PONA 2100 series EDFA’s also provide monitors and associated alarms for
all vital characteristics. The optical output of the PONA 2100 series EDFA’s can
be split into multiple ports by an optional external splitter.
Applications
High Performance Supertrunking Links
High Power Distribution Networks
Redundanct Ring Architectures
FTTx Networks.
Features
Full Functionality 1 RU EDFA
Low Noise Figure (Typ < 5.5 dB)
Total Input Power Range: -10 dBm to
+12 dBM
+14 dBm to +30 dBm Output Power
Optional Internal Optical Power Splitters
Standard RS-232 Communications
Standard SNMP Communication
(coming soon)
Key Lock Switch
Standard and Optional Gain Flatness
(1530 nm – 1562 nm)
VFD Panel Status Indicator
Low Electrical Power Consumption
Input/Output Isolation >40/40 dB
Polarization Dependant Gain < 0.1 dB
Polarization Mode Dispersion < 0.5 ps
General and Mechanical Specifications
Property
Operating Wavelength
Operating Case Temperature
Storage Temperature
Operating Humidity
Voltage Supply Range
Optical Connectors
Dimensions in Inches
Requirement
1532 ~ 1565 nm
1545 ~ 1565 nm
-10C to 55C
-40C to 85C
20% to 85%
100 VAC to 240 VAC 50/60 Hz
-36 to –60 V DC
SC/APC; SC/UPC; FC/APC;
FC/UPC; E2000/APC
19.0”W x 14.76”D x 1.72”H
Comments
PONA 2114 – PONA2127
PONA 2130
Standard
Standard
Non-condensing
Standard
Optional
User Specified
19” Rack Mounted, 1U
| REV 2012.01
Information contained herein is deemed reliable and accurate as of the issue date. EMCORE reserves the right to change the design or specification at any time without notice.
2011 TI M3 DAY information released in advance
TI M3 DAY is about to start tomorrow, and relevant information has been released in advance. Interested friends can preview it.[[i]This post was last edited by jkhu on 2011-6-19 23:19[/i]]...
jkhu Microcontroller MCU
Do you still remember your first 51 introductory tutorial? ——Collection of classic tutorials
In fact, I have been thinking about summarizing and organizing the content again recently, hoping to help some beginners and engineers. However, the power of one person is too limited, and most of the...
soso 51mcu
Design of Programmable SOC System Based on AXI4
"Programmable SOC System Design Based on AXI4" systematically introduces the principles and typical applications of programmable system-on-chip (SoC) design based on Xilinx's soft-core processor Micro...
arui1999 Download Centre
Why do we turn off the interrupt immediately after entering the interrupt function and then turn it on again when it ends?
void uart_irq(void *context,unsigned long id) {IOWR_ALTERA_AVALON_UART_STATUS(UART_232_BASE,0x0); //I wanted to clear the flag bit. Writing 0 to some bits of the status register can clear them, but wr...
tianma123 FPGA/CPLD
【MicroPython】Starts to support Limiprog development board
A few days ago, a new development board was added to MicroPython: Limiprog.This is also a [url=https://www.kickstarter.com/projects/765344573/limifrog-ultra-compact-prototyping-for-iot-and-muc]develop...
dcexpert Robotics Development
EEWORLD University ---- Power Design Tip 37: Compromise the Line Voltage Range of Input Capacitor Ripple Current
Power Design Tip 37: Compromise between input capacitor ripple current and line voltage range : https://training.eeworld.com.cn/course/481?Power supply design tip 38: Compromise between input capacito...
dongcuipin Power technology

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1427  1044  1293  1313  2229  29  22  27  45  32 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号