EEWORLDEEWORLDEEWORLD

Part Number

Search
 PDF

SN74LV8153PWRE4

Description
Serial to Parallel Logic Converters Serial-To-Parallel Interface
Categorylogic    logic   
File Size199KB,13 Pages
ManufacturerTexas Instruments
Websitehttp://www.ti.com.cn/
Environmental Compliance
Stay tuned Parametric Compare

SN74LV8153PWRE4 Online Shopping

Suppliers Part Number Price MOQ In stock  
SN74LV8153PWRE4 - - View Buy Now

SN74LV8153PWRE4 Overview

Serial to Parallel Logic Converters Serial-To-Parallel Interface

SN74LV8153PWRE4 Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerTexas Instruments
Parts packaging codeTSSOP
package instructionTSSOP, TSSOP20
Contacts20
Reach Compliance Codeunknow
Counting directionRIGHT
seriesLV/LV-A/LVX/H
JESD-30 codeR-PDSO-G20
JESD-609 codee4
length6.5 mm
Logic integrated circuit typeSERIAL IN PARALLEL OUT
Humidity sensitivity level1
Number of digits8
Number of functions1
Number of terminals20
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Output characteristics3-STATE
Output polarityTRUE
Package body materialPLASTIC/EPOXY
encapsulated codeTSSOP
Encapsulate equivalent codeTSSOP20
Package shapeRECTANGULAR
Package formSMALL OUTLINE, THIN PROFILE, SHRINK PITCH
Peak Reflow Temperature (Celsius)260
Certification statusNot Qualified
Maximum seat height1.2 mm
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)3 V
Nominal supply voltage (Vsup)3.3 V
surface mountYES
technologyCMOS
Temperature levelINDUSTRIAL
Terminal surfaceNickel/Palladium/Gold (Ni/Pd/Au)
Terminal formGULL WING
Terminal pitch0.65 mm
Terminal locationDUAL
Maximum time at peak reflow temperatureNOT SPECIFIED
Trigger typePOSITIVE EDGE
width4.4 mm

SN74LV8153PWRE4 Related Products

SN74LV8153PWRE4 SN74LV8153PWE4
Description Serial to Parallel Logic Converters Serial-To-Parallel Interface Serial to Parallel Logic Converters Serial-To-Parallel Interface
Is it lead-free? Lead free Lead free
Is it Rohs certified? conform to conform to
Maker Texas Instruments Texas Instruments
Parts packaging code TSSOP TSSOP
package instruction TSSOP, TSSOP20 TSSOP, TSSOP20
Contacts 20 20
Reach Compliance Code unknow unknow
Counting direction RIGHT RIGHT
series LV/LV-A/LVX/H LV/LV-A/LVX/H
JESD-30 code R-PDSO-G20 R-PDSO-G20
JESD-609 code e4 e4
length 6.5 mm 6.5 mm
Logic integrated circuit type SERIAL IN PARALLEL OUT SERIAL IN PARALLEL OUT
Humidity sensitivity level 1 1
Number of digits 8 8
Number of functions 1 1
Number of terminals 20 20
Maximum operating temperature 85 °C 85 °C
Minimum operating temperature -40 °C -40 °C
Output characteristics 3-STATE 3-STATE
Output polarity TRUE TRUE
Package body material PLASTIC/EPOXY PLASTIC/EPOXY
encapsulated code TSSOP TSSOP
Encapsulate equivalent code TSSOP20 TSSOP20
Package shape RECTANGULAR RECTANGULAR
Package form SMALL OUTLINE, THIN PROFILE, SHRINK PITCH SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
Peak Reflow Temperature (Celsius) 260 260
Certification status Not Qualified Not Qualified
Maximum seat height 1.2 mm 1.2 mm
Maximum supply voltage (Vsup) 5.5 V 5.5 V
Minimum supply voltage (Vsup) 3 V 3 V
Nominal supply voltage (Vsup) 3.3 V 3.3 V
surface mount YES YES
technology CMOS CMOS
Temperature level INDUSTRIAL INDUSTRIAL
Terminal surface Nickel/Palladium/Gold (Ni/Pd/Au) Nickel/Palladium/Gold (Ni/Pd/Au)
Terminal form GULL WING GULL WING
Terminal pitch 0.65 mm 0.65 mm
Terminal location DUAL DUAL
Maximum time at peak reflow temperature NOT SPECIFIED NOT SPECIFIED
Trigger type POSITIVE EDGE POSITIVE EDGE
width 4.4 mm 4.4 mm
What are the layout and routing constraints mentioned in FPGA design? Is it the timing constraint?
I think this question was asked to Teacher Xia in a forum. I'm bringing it here to let all the experts debate it so that we can understand this question thoroughly!...
eeleader FPGA/CPLD
Apply for a sample! Ti is awesome!
I plan to re-draw the peripherals of beaglebone, and I need a lot of Ti components! If I don't buy in bulk, it's hard to get an invoice! So I thought of applying on the Ti official website! I applied ...
anananjjj DSP and ARM Processors
Help with porting ad5941 to stm32f407
May I ask all the seniors Can anyone share the case of using ad5941 with stm32?...
阿宏 ADI Reference Circuit
Design of JPEG Image Compression Based on DSP
I. Introduction The JPEG algorithm is a digital image compression coding algorithm with the characteristics of high compression ratio and low distortion, and has been determined as an international st...
Jacktang DSP and ARM Processors
Telnet problem under vxworks
The target machine has a telnet server component, which is downloaded and run. The host (XP) can log in from DOS. However, if the RLOGIN/telnet password protection component is added, there is no resp...
less_than Real-time operating system RTOS
Where does the program run during 2407 hardware emulation?
I am a novice. I used to use an ad, which did not require hardware simulation. The program was directly downloaded to the program RAM through the serial port for debugging and running. Now when 2407 i...
ZUNZHONG Microcontroller MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2372  2511  1917  66  2792  48  51  39  2  57 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号