SPC5668GF1AVMGR datasheet, PDF

Datasheet> All Categories > semiconductor> The embedded processor and controller> SPC5668GF1AVMGR

SPC5668GF1AVMGR: Description32-BIT, FLASH, 116 MHz, MICROCONTROLLER, PBGA208; Categorysemiconductor The embedded processor and controller; File Size592KB，66 Pages; ManufacturerFREESCALE (NXP)

Download Datasheet Parametric Compare View All

SPC5668GF1AVMGR Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	SPC5668GF1AVMGR	-	-	View	Buy Now

SPC5668GF1AVMGR Overview

32-BIT, FLASH, 116 MHz, MICROCONTROLLER, PBGA208

SPC5668GF1AVMGR Parametric

Parameter Name	Attribute value
Number of functions	1
Number of terminals	208
Maximum operating temperature	105 Cel
Minimum operating temperature	-40 Cel
Maximum supply/operating voltage	5.5 V
Minimum supply/operating voltage	4.5 V
Rated supply voltage	5 V
External data bus width	0.0
Number of input and output buses	144
Line speed	116 MHz
Processing package description	17 × 17 MM, 1 MM PITCH, ROHS COMPLIANT, MO-151AAF-1, MAPBGA-208
Lead-free	Yes
EU RoHS regulations	Yes
state	ACTIVE
packaging shape	SQUARE
Package Size	GRID array
surface mount	Yes
Terminal form	BALL
Terminal spacing	1 mm
terminal coating	NOT SPECIFIED
Terminal location	BOTTOM
Packaging Materials	Plastic/Epoxy
Temperature level	INDUSTRIAL
ADC channel	Yes
Address bus width	0.0
Number of digits	32
Maximum FCLK clock frequency	40 MHz
DMA channel	Yes
Microprocessor type	Microcontroller
ROM programming	FLASH

Preview

Download Datasheet

View All

Freescale Semiconductor

Data Sheet: Technical Data

Document Number: MPC5668X

Rev. 6, 03/2011

MPC5668x

MPC5668x Microcontroller

Data Sheet

MPC5668x features:

• 32-bit CPU core complex (e200z650)

– Compliant with Power Architecture embedded category

– 32 KB unified cache with line locking and eight-entry

store buffer16

– Execution speed static to 116 MHz

• 32-bit I/O processor (e200z0)

– Execution speed static to 1/2 CPU core speed (58 MHz)

• 2 MB on-chip flash

– Supports read during program and erase operations, and

multiple blocks allowing EEPROM emulation

• 512 KB + 80 KB (592 KB) on-chip ECC SRAM

(MPC5668G)

• 128 KB on-chip ECC SRAM (MPC5668E)

• 16-entry Memory Protection Unit (MPC5668E only)

• Direct memory access controller

– 16-channel on MPC5668G

– 32-channel on MPC5668E

• Fast ethernet controller

– Supports 10-Mbps and 100-Mbps IEEE 802.3 MII,

10-Mbps 7-wire interface

– IEEE 802.3 MAC (compliant with IEEE 802.3 1998

edition)

• Media Local Bus (MLB) interface (MPC5668G only)

– Supports 16 logical channels, max speed 1024 Fs

• Interrupt controller (INTC) supports 316 external interrupt

vectors (22 are reserved)

• System clocks

– Frequency-modulated phase-locked loop (FMPLL)

– 4 – 40 MHz crystal oscillator (XTAL)

– 32 kHz crystal oscillator (XTAL)

– Dedicated 16 MHz and 128 kHz internal RC oscillators

• Analog to Digital Converter (ADC) module

– 10-bit A/D resolution

– 32 external channels

– 36 internal channels (MPC5668G)

– 64 internal channels (MPC5668E)

MAPBGA–208

17 mm x 17 mm

MAPBGA–256

17 mm x 17 mm

• Cross-Triggering Unit (MPC5668E only)

– Internal conversion triggering for ADC

– Triggerable by internal timers or eMIOS200

• Deserial Serial Peripheral Interface (DSPI)

– Four individual DSPI modules

– Full duplex, synchronous transfers

– Master or slave operation

• Inter-IC communication (I

C) interface

– Four individual I

C modules

– Multi-master operation

• Serial Communication Interface (eSCI) module

– Two-channel DMA interface

– Configurable as LIN bus master

• eMIOS200 timed input/output

– 24 channels, 16-bit timers (MPC5668G)

– 32 channels, 16-bit timers (MPC5668E)

• Controller Area Network (FlexCAN) module

– Compliant with CAN protocol specification, Version

2.0B active

– 64 mailboxes, each configurable as transmit or receive

• Dual-channel FlexRay controller

– Full implementation of FlexRay Protocol Specification

2.1, RevA

– 128 message buffers

• JTAG controller (MPC5668G only)

– Compliant with the IEEE 1149.1-2001

• Nexus Development Interface (NDI)

– Available in 256 MAPBGA package only

– Compliant with IEEE-ISTO 5001-2003

– Nexus class 3 development support on e200z650

– Nexus class 2+ development support on e200z0

• Internal voltage regulator allows operation from single

3.3 V or 5 V supply

This document contains information on a product under development. Freescale reserves the

right to change or discontinue this product without notice.

SPC5668GF1AVMGR Related Products

	SPC5668GF1AVMGR	PPC5668GF1AVMJ4	SPC5668EF1AVMG	SPC5668GF1AMMGR	SPC5668EF1AVMGR	SPC5668GF1AMMG
Description	32-BIT, FLASH, 116 MHz, MICROCONTROLLER, PBGA208	32-BIT, FLASH, 116 MHz, MICROCONTROLLER, PBGA208	32-BIT, FLASH, 116 MHz, MICROCONTROLLER, PBGA208	32-BIT, FLASH, 116 MHz, MICROCONTROLLER, PBGA208	32-BIT, FLASH, 116 MHz, MICROCONTROLLER, PBGA208	32-BIT, FLASH, 116 MHz, MICROCONTROLLER, PBGA208
Number of functions	1	1	1	1	1	1
Number of terminals	208	208	208	208	208	208
Maximum operating temperature	105 Cel	125 Cel	125 Cel	125 Cel	125 Cel	125 Cel
Minimum operating temperature	-40 Cel	-40 Cel	-40 Cel	-40 Cel	-40 Cel	-40 Cel
Maximum supply/operating voltage	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V
Minimum supply/operating voltage	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V
Rated supply voltage	5 V	5 V	5 V	5 V	5 V	5 V
External data bus width	0.0	0.0	0.0	0.0	0.0	0.0
Number of input and output buses	144	144	144	144	144	144
Line speed	116 MHz	116 MHz	116 MHz	116 MHz	116 MHz	116 MHz
Processing package description	17 × 17 MM, 1 MM PITCH, ROHS COMPLIANT, MO-151AAF-1, MAPBGA-208	17 X 17 MM, 1 MM PITCH, ROHS COMPLIANT, MO-151AAF-1, MAPBGA-208	17 X 17 MM, 1 MM PITCH, ROHS COMPLIANT, MO-151AAF-1, MAPBGA-208	17 X 17 MM, 1 MM PITCH, ROHS COMPLIANT, MO-151AAF-1, MAPBGA-208	17 X 17 MM, 1 MM PITCH, ROHS COMPLIANT, MO-151AAF-1, MAPBGA-208	17 X 17 MM, 1 MM PITCH, ROHS COMPLIANT, MO-151AAF-1, MAPBGA-208
Lead-free	Yes	Yes	Yes	Yes	Yes	Yes
EU RoHS regulations	Yes	Yes	Yes	Yes	Yes	Yes
state	ACTIVE	ACTIVE	ACTIVE	ACTIVE	ACTIVE	ACTIVE
packaging shape	SQUARE	SQUARE	SQUARE	SQUARE	SQUARE	SQUARE
Package Size	GRID array	GRID ARRAY	GRID ARRAY	GRID ARRAY	GRID ARRAY	GRID ARRAY
surface mount	Yes	Yes	Yes	Yes	Yes	Yes
Terminal form	BALL	BALL	BALL	BALL	BALL	BALL
Terminal spacing	1 mm	1 mm	1 mm	1 mm	1 mm	1 mm
terminal coating	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED
Terminal location	BOTTOM	BOTTOM	BOTTOM	BOTTOM	BOTTOM	BOTTOM
Packaging Materials	Plastic/Epoxy	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY
Temperature level	INDUSTRIAL	AUTOMOTIVE	AUTOMOTIVE	AUTOMOTIVE	AUTOMOTIVE	AUTOMOTIVE
ADC channel	Yes	Yes	Yes	Yes	Yes	Yes
Address bus width	0.0	0.0	0.0	0.0	0.0	0.0
Number of digits	32	32	32	32	32	32
Maximum FCLK clock frequency	40 MHz	40 MHz	40 MHz	40 MHz	40 MHz	40 MHz
DMA channel	Yes	Yes	Yes	Yes	Yes	Yes
Microprocessor type	Microcontroller	MICROCONTROLLER	MICROCONTROLLER	MICROCONTROLLER	MICROCONTROLLER	MICROCONTROLLER
ROM programming	FLASH	FLASH	FLASH	FLASH	FLASH	FLASH

Recommended Resources

Basic application circuit of thermistorb

Light-controlled anti-theft alarm circuit using photosensitive diode a

One use and one standby constant pressure water supply frequency conversion speed control circuit a

TDA3565 color decoding application circuit

555 ultrasonic fish tank oxygenator circuit

M50116P/AP/BP/CP (VCR, TV and audio equipment) 60-function infrared remote control receiving circuit

Understanding of FPGA DCM clock management unit: Looking at the Xilinx Datasheet, you will notice that Xilinx FPGAs do not have PLLs. In fact, DCM is a time management unit. ----------------------------------------------------- [b]DCM Overview[/b] D...; sadlife1000 FPGA/CPLD

TI Electronic Design Contest --- TI Component Comparison Table for Electronic Contest: TI Electronic Design Contest --- TI Component Comparison Table for Electronic Contest[[i] This post was last edited by qwqwqw2088 on 2013-7-11 23:13 [/i]]...; qwqwqw2088 Analogue and Mixed Signal

ADC0 and ADC1 sample signals separately, how to write interrupts? [LM3S]: Should the base addresses of ADC be ADC0_BASE andADC1_BASE respectively, or should they be unified asADC_BASE? Also, should interrupts be written for both modules or just one? I'm a little dizzy after...; 喜鹊王子 Microcontroller MCU

CAM Training Manual: Practical Information---CAM Training Manual...; frozenviolet Industrial Control Electronics

Show the process of WEBENCH design + temperature sensor solution design: [postbg]bg7.png[/postbg][font=Times New Roman][size=5] Since a recent project requires temperature measurement, mainly to detect the ambient temperature of the system. The first thing that comes to mi...; 电子微创意 Analogue and Mixed Signal

EVC display JPG picture problem: How to display JPG images in PDA? Do I need to convert the format before displaying it?...; kiney Embedded System

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components