DDF-B25S-BR-323 datasheet, PDF

DDF-B25S-BR-323: DescriptionD Type Connector, 25 Contact(s), Female, 0.109 inch Pitch, Solder Terminal, #4-40, Plug; CategoryThe connector The connector; File Size256KB，4 Pages; ManufacturerSingatron Enterprises Co

Download Datasheet Parametric View All

DDF-B25S-BR-323 Overview

D Type Connector, 25 Contact(s), Female, 0.109 inch Pitch, Solder Terminal, #4-40, Plug

Parameter Name	Attribute value
Reach Compliance Code	compliant
ECCN code	EAR99
Other features	FERRITE FILTER
body width	0.494 inch
subject depth	0.315 inch
body length	2.088 inch
Body/casing type	PLUG
Contact to complete cooperation	AU ON NI
Contact completed and terminated	GOLD
Contact point gender	FEMALE
Contact material	PHOSPHOR BRONZE
contact mode	STAGGERED
Contact resistance	8 mΩ
Contact style	RND PIN-SKT
Dielectric withstand voltage	1000VAC V
Filter function	YES
maximum insertion force	2.502 N
Insulation resistance	5000000000 Ω
Insulator color	BLUE
insulator material	GLASS FILLED POLYBUTYLENE TEREPHTHALATE
Manufacturer's serial number	DDF
Plug contact pitch	0.109 inch
Match contact row spacing	0.112 inch
Installation option 1	#4-40
Installation option 2	THREADED BRACKET
Installation method	STRAIGHT
Installation type	BOARD
PCB row number	2
Number of rows loaded	2
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
PCB contact pattern	STAGGERED
PCB contact row spacing	2.8448 mm
Plating thickness	10u inch
Rated current (signal)	5 A
Guideline	UL
reliability	COMMERCIAL
Shell material	THERMOPLASTIC
Terminal length	0.13 inch
Terminal pitch	2.794 mm
Termination type	SOLDER
Total number of contacts	25
Evacuation force-minimum value	1.112 N

Please help me, why can't the HEX digital tube and OUTS simulation be done? A novice needs help.: module dj (clk_27m,rst_n,fangxiang,sudu,outf,outs,count_gd,HEX1,HEX2,HEX3,HEX4);input clk_27m;input rst_n;input fangxiang;input sudu;input count_gd;output outf,outs;output [6:0]HEX1,HEX2,HEX3,HEX4;reg...; 关耳008 FPGA/CPLD

The problem of signal output affecting the circuit!: I encountered a strange problem. If I assign a signal in the circuit to an output pin, the logic of the entire circuit is wrong. (If it is not output, the logic is correct when observed through other ...; eeleader FPGA/CPLD

A low power consumption reference voltage circuit operating in subthreshold region: A low power consumption reference voltage circuit operating in subthreshold region...; linda_xia Analog electronics

Playing with Zynq Serial 44——[ex63] Image smoothing processing of MT9V034 camera: 1 System Overview As shown in the figure, this is the principle block diagram of the entire video acquisition system. At the beginning of power-on, the FPGA needs to initialize the register configurat...; ove学习使我快乐 FPGA/CPLD

Need code urgently: Can anyone tell me the code to collect carbon monoxide concentration?...; 懵懂的小孩子 51mcu

[2022 Digi-Key Innovation Design Competition] Material Unboxing STM32H745I-DISCO: First of all, I would like to thank Digi-KeyEEWORLD for providing the opportunity. I placed an order with Digi-Key on the evening of June 15th, and received a notification from SF-Express on the 27th ...; Juggernaut DigiKey Technology Zone

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components