DAC081S101CIMMX datasheet, PDF

Datasheet> All Categories > Analog mixed-signal IC> converter> DAC081S101CIMMX

DAC081S101CIMMX: DescriptionSERIAL INPUT LOADING, 3 us SETTLING TIME, 8-BIT DAC, PDSO8; CategoryAnalog mixed-signal IC converter; File Size886KB，19 Pages; ManufacturerNational Semiconductor（TI ）; Websitehttp://www.ti.com; Related ProductsFound5parts with similar functions to DAC081S101CIMMX

Stay tuned Parametric Compare

DAC081S101CIMMX Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	DAC081S101CIMMX	-	-	View	Buy Now

DAC081S101CIMMX Overview

SERIAL INPUT LOADING, 3 us SETTLING TIME, 8-BIT DAC, PDSO8

DAC081S101CIMMX Parametric

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
package instruction	TSSOP, TSSOP8,.19
Reach Compliance Code	_compli
ECCN code	EAR99
Maximum analog output voltage	5.5 V
Minimum analog output voltage
Converter type	D/A CONVERTER
Enter bit code	BINARY
Input format	SERIAL
JESD-30 code	S-PDSO-G8
JESD-609 code	e0
length	3 mm
Maximum linear error (EL)	0.293%
Humidity sensitivity level	1
Number of digits	8
Number of functions	1
Number of terminals	8
Maximum operating temperature	105 °C
Minimum operating temperature	-40 °C
Package body material	PLASTIC/EPOXY
encapsulated code	TSSOP
Encapsulate equivalent code	TSSOP8,.19
Package shape	SQUARE
Package form	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
Peak Reflow Temperature (Celsius)	260
power supply	3/5 V
Certification status	Not Qualified
Maximum seat height	1.09 mm
Maximum stabilization time	5 µs
Nominal settling time (tstl)	3 µs
Maximum slew rate	0.328 mA
Nominal supply voltage	3 V
surface mount	YES
technology	CMOS
Temperature level	INDUSTRIAL
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	GULL WING
Terminal pitch	0.65 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	40
width	3 mm
Base Number Matches	1

DAC081S101CIMMX Related Products

	DAC081S101CIMMX	DAC081S101	DAC081S101CIMK	DAC081S101CIMKX	DAC081S101CIMM	DAC081S101EVAL
Description	SERIAL INPUT LOADING, 3 us SETTLING TIME, 8-BIT DAC, PDSO8	SERIAL INPUT LOADING, 3 us SETTLING TIME, 8-BIT DAC, PDSO6	SERIAL INPUT LOADING, 3 us SETTLING TIME, 8-BIT DAC, PDSO6	SERIAL INPUT LOADING, 3 us SETTLING TIME, 8-BIT DAC, PDSO6	SERIAL INPUT LOADING, 3 us SETTLING TIME, 8-BIT DAC, PDSO8	SERIAL INPUT LOADING, 3 us SETTLING TIME, 8-BIT DAC, PDSO6
Maximum analog output voltage	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V
Input format	SERIAL	SERIAL	SERIAL	SERIAL	SERIAL	SERIAL
Number of functions	1	1	1	1	1	1
Number of terminals	8	6	6	6	8	6
Maximum operating temperature	105 °C	105 Cel	105 °C	105 °C	105 °C	105 Cel
Minimum operating temperature	-40 °C	-40 Cel	-40 °C	-40 °C	-40 °C	-40 Cel
surface mount	YES	Yes	YES	YES	YES	Yes
Temperature level	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL
Terminal form	GULL WING	GULL WING	GULL WING	GULL WING	GULL WING	GULL WING
Terminal location	DUAL	DUAL	DUAL	DUAL	DUAL	DUAL
Is it Rohs certified?	incompatible	-	incompatible	incompatible	incompatible	-
package instruction	TSSOP, TSSOP8,.19	-	TSOT-6	TSOT-6	TSSOP, TSSOP8,.19	-
Reach Compliance Code	_compli	-	_compli	_compli	_compli	-
ECCN code	EAR99	-	EAR99	EAR99	EAR99	-
Converter type	D/A CONVERTER	-	D/A CONVERTER	D/A CONVERTER	D/A CONVERTER	-
Enter bit code	BINARY	-	BINARY	BINARY	BINARY	-
JESD-30 code	S-PDSO-G8	-	R-PDSO-G6	R-PDSO-G6	S-PDSO-G8	-
JESD-609 code	e0	-	e0	e0	e0	-
length	3 mm	-	2.97 mm	2.97 mm	3 mm	-
Maximum linear error (EL)	0.293%	-	0.293%	0.293%	0.293%	-
Humidity sensitivity level	1	-	1	1	1	-
Number of digits	8	-	8	8	8	-
Package body material	PLASTIC/EPOXY	-	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	-
encapsulated code	TSSOP	-	VSSOP	VSSOP	TSSOP	-
Encapsulate equivalent code	TSSOP8,.19	-	TSOP6,.11,37	TSOP6,.11,37	TSSOP8,.19	-
Package shape	SQUARE	-	RECTANGULAR	RECTANGULAR	SQUARE	-
Package form	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH	-	SMALL OUTLINE, VERY THIN PROFILE, SHRINK PITCH	SMALL OUTLINE, VERY THIN PROFILE, SHRINK PITCH	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH	-
Peak Reflow Temperature (Celsius)	260	-	260	260	260	-
power supply	3/5 V	-	3/5 V	3/5 V	3/5 V	-
Certification status	Not Qualified	-	Not Qualified	Not Qualified	Not Qualified	-
Maximum seat height	1.09 mm	-	0.9 mm	0.9 mm	1.09 mm	-
Maximum stabilization time	5 µs	-	5 µs	5 µs	5 µs	-
Nominal settling time (tstl)	3 µs	-	3 µs	3 µs	3 µs	-
Maximum slew rate	0.328 mA	-	0.328 mA	0.328 mA	0.328 mA	-
Nominal supply voltage	3 V	-	3 V	3 V	3 V	-
technology	CMOS	-	CMOS	CMOS	CMOS	-
Terminal surface	Tin/Lead (Sn/Pb)	-	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	-
Terminal pitch	0.65 mm	-	0.95 mm	0.95 mm	0.65 mm	-
Maximum time at peak reflow temperature	40	-	40	40	40	-
width	3 mm	-	1.65 mm	1.65 mm	3 mm	-
Base Number Matches	1	-	1	1	1	-

Recommended Resources

Determining the prerequisites for successful circuit board design

STK457 power amplifier circuit diagram

RTS721/RTS731 circuit-a

Electronic swing circuit

4~20mA pressure transmitter circuit

Practical complementary symmetrical circuits

DAC081S101CIMMX Similar Products

Part Number	Manufacturer	Description
DAC081S101CIMM	National Semiconductor（TI ）	SERIAL INPUT LOADING, 3 us SETTLING TIME, 8-BIT DAC, PDSO8
AD5300BRM	Rochester Electronics	SERIAL INPUT LOADING, 4 us SETTLING TIME, 8-BIT DAC, PDSO8, MO-187AA, MSOP-8
AD5300BRMZ-REEL7	Rochester Electronics	SERIAL INPUT LOADING, 4 us SETTLING TIME, 8-BIT DAC, PDSO8, ROHS COMPLIANT, MO-187AA, MSOP-8
AD5300BRM-REEL	Rochester Electronics	SERIAL INPUT LOADING, 4 us SETTLING TIME, 8-BIT DAC, PDSO8, MO-187AA, MSOP-8
AD5300BRM-REEL7	Rochester Electronics	SERIAL INPUT LOADING, 4 us SETTLING TIME, 8-BIT DAC, PDSO8, MO-187AA, MSOP-8

After Cadence 16.5 Concept HDL schematic is packaged and reversed, the power and ground networks are displayed in red: After Cadence 16.5 Concept HDL schematics are packaged and back-annotated, the power and ground networks are displayed in red, as shown in the figure. What is the reason? How to eliminate it?...; 文心雕龙7 PCB Design

EEWORLD University ---- 2018 PSDS Seminar Series - (1) Overview of Resonant Converter Topologies: 2018 PSDS Seminar Series - (1) Overview of Resonant Converter Topologies : https://training.eeworld.com.cn/course/4470...; hi5 Power technology

Ask for help #include "ras.h" problem: This is the compilation result of the code example IESIMPE in PB under EVC, D:\Program Files\Windows CE Tools\wce500\STANDARDSDK_500\Include\x86\afdfunc.h(46): fatal error C1083: Cannot open include f...; ykfall Embedded System

I installed vs2005 first, then installed Embedded CE 6.0. However, OS build root always fails. How do I set WinceROOT?: Install vs2005 first, then install Embedded CE 6.0. When using vs2005 to create a Platform Builder for CE 6.0 project, it prompts that WINCEROOT must be set before it can be used. Can someone please t...; 冬小麦 Embedded System

[ACTEL technical question] When Waveformer generates the stimulus file, the evaluation version cannot be saved. What's going on?: When I clicked Waveformer to generate stimulus files , it said This is an evaluation copy of Waveformer lite and is not ******d for commercial usage. You may distribute unalered copies of this freely....; eeleader FPGA/CPLD

Electronics Engineers' Masterpiece - Ten Talks on Capacitors: [size=13px]Usually, how should we choose a suitable capacitor for our circuit? I think the following points should be considered: 1. Electrostatic capacitance; 2. Rated withstand voltage; 3. Capacitan...; xiaogangzhang Discrete Device

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components