MB81C1000A-10LP datasheet, PDF

Datasheet> All Categories > storage> storage> MB81C1000A-10LP

MB81C1000A-10LP: DescriptionFast Page DRAM, 1MX1, 100ns, CMOS, PDIP18; Categorystorage storage; File Size677KB，25 Pages; ManufacturerFUJITSU; Websitehttp://edevice.fujitsu.com/fmd/en/index.html

Download Datasheet Parametric Compare View All

MB81C1000A-10LP Overview

Fast Page DRAM, 1MX1, 100ns, CMOS, PDIP18

MB81C1000A-10LP Parametric

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Parts packaging code	DIP
package instruction	DIP, DIP18,.3
Contacts	18
Reach Compliance Code	unknown
ECCN code	EAR99
Maximum access time	100 ns
I/O type	SEPARATE
JESD-30 code	R-PDIP-T18
JESD-609 code	e0
memory density	1048576 bit
Memory IC Type	FAST PAGE DRAM
memory width	1
Number of terminals	18
word count	1048576 words
character code	1000000
Maximum operating temperature	70 °C
Minimum operating temperature
organize	1MX1
Output characteristics	3-STATE
Package body material	PLASTIC/EPOXY
encapsulated code	DIP
Encapsulate equivalent code	DIP18,.3
Package shape	RECTANGULAR
Package form	IN-LINE
power supply	5 V
Certification status	Not Qualified
refresh cycle	512
Maximum standby current	0.00025 A
Maximum slew rate	0.054 mA
Nominal supply voltage (Vsup)	5 V
surface mount	NO
technology	CMOS
Temperature level	COMMERCIAL
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	THROUGH-HOLE
Terminal pitch	2.54 mm
Terminal location	DUAL

Preview

Download Datasheet

View All

MB81C1000A-10LP Related Products

	MB81C1000A-10LP	MB81C1000A-80LPFTR	MB81C1000A-70LPFTN	MB81C1000A-80LP	MB81C1000A-80LPJ	MB81C1000A-80LPSZ	MB81C1000A-80LPFTN	MB81C1000A-10LPJ	MB81C1000A-70LP
Description	Fast Page DRAM, 1MX1, 100ns, CMOS, PDIP18	Fast Page DRAM, 1MX1, 80ns, CMOS, PDSO20	Fast Page DRAM, 1MX1, 70ns, CMOS, PDSO20	Fast Page DRAM, 1MX1, 80ns, CMOS, PDIP18	Fast Page DRAM, 1MX1, 80ns, CMOS, PDSO20	Fast Page DRAM, 1MX1, 80ns, CMOS, PZIP20	Fast Page DRAM, 1MX1, 80ns, CMOS, PDSO20	Fast Page DRAM, 1MX1, 100ns, CMOS, PDSO20	Fast Page DRAM, 1MX1, 70ns, CMOS, PDIP18
Is it Rohs certified?	incompatible	incompatible	incompatible	incompatible	incompatible	incompatible	incompatible	incompatible	incompatible
Parts packaging code	DIP	SOIC	SOIC	DIP	SOJ	ZIP	SOIC	SOJ	DIP
package instruction	DIP, DIP18,.3	TSSOP, TSSOP20/24,.63,20	TSSOP, TSSOP20/24,.63,20	DIP, DIP18,.3	SOJ, SOJ20/26,.34	ZIP, ZIP20,.1	TSSOP, TSSOP20/24,.63,20	SOJ, SOJ20/26,.34	DIP, DIP18,.3
Contacts	18	20	20	18	20	20	20	20	18
Reach Compliance Code	unknown	unknown	unknown	unknown	unknown	unknown	unknown	unknown	unknown
Maximum access time	100 ns	80 ns	70 ns	80 ns	80 ns	80 ns	80 ns	100 ns	70 ns
I/O type	SEPARATE	SEPARATE	SEPARATE	SEPARATE	SEPARATE	SEPARATE	SEPARATE	SEPARATE	SEPARATE
JESD-30 code	R-PDIP-T18	R-PDSO-G20	R-PDSO-G20	R-PDIP-T18	R-PDSO-J20	R-PZIP-T20	R-PDSO-G20	R-PDSO-J20	R-PDIP-T18
JESD-609 code	e0	e0	e0	e0	e0	e0	e0	e0	e0
memory density	1048576 bit	1048576 bit	1048576 bit	1048576 bit	1048576 bit	1048576 bit	1048576 bit	1048576 bit	1048576 bit
Memory IC Type	FAST PAGE DRAM	FAST PAGE DRAM	FAST PAGE DRAM	FAST PAGE DRAM	FAST PAGE DRAM	FAST PAGE DRAM	FAST PAGE DRAM	FAST PAGE DRAM	FAST PAGE DRAM
memory width	1	1	1	1	1	1	1	1	1
Number of terminals	18	20	20	18	20	20	20	20	18
word count	1048576 words	1048576 words	1048576 words	1048576 words	1048576 words	1048576 words	1048576 words	1048576 words	1048576 words
character code	1000000	1000000	1000000	1000000	1000000	1000000	1000000	1000000	1000000
Maximum operating temperature	70 °C	70 °C	70 °C	70 °C	70 °C	70 °C	70 °C	70 °C	70 °C
organize	1MX1	1MX1	1MX1	1MX1	1MX1	1MX1	1MX1	1MX1	1MX1
Output characteristics	3-STATE	3-STATE	3-STATE	3-STATE	3-STATE	3-STATE	3-STATE	3-STATE	3-STATE
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	DIP	TSSOP	TSSOP	DIP	SOJ	ZIP	TSSOP	SOJ	DIP
Encapsulate equivalent code	DIP18,.3	TSSOP20/24,.63,20	TSSOP20/24,.63,20	DIP18,.3	SOJ20/26,.34	ZIP20,.1	TSSOP20/24,.63,20	SOJ20/26,.34	DIP18,.3
Package shape	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR
Package form	IN-LINE	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH	IN-LINE	SMALL OUTLINE	IN-LINE	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH	SMALL OUTLINE	IN-LINE
power supply	5 V	5 V	5 V	5 V	5 V	5 V	5 V	5 V	5 V
Certification status	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified
refresh cycle	512	512	512	512	512	512	512	512	512
Maximum standby current	0.00025 A	0.00025 A	0.00025 A	0.00025 A	0.00025 A	0.00025 A	0.00025 A	0.00025 A	0.00025 A
Maximum slew rate	0.054 mA	0.062 mA	0.068 mA	0.062 mA	0.062 mA	0.062 mA	0.062 mA	0.054 mA	0.068 mA
Nominal supply voltage (Vsup)	5 V	5 V	5 V	5 V	5 V	5 V	5 V	5 V	5 V
surface mount	NO	YES	YES	NO	YES	NO	YES	YES	NO
technology	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS
Temperature level	COMMERCIAL	COMMERCIAL	COMMERCIAL	COMMERCIAL	COMMERCIAL	COMMERCIAL	COMMERCIAL	COMMERCIAL	COMMERCIAL
Terminal surface	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)
Terminal form	THROUGH-HOLE	GULL WING	GULL WING	THROUGH-HOLE	J BEND	THROUGH-HOLE	GULL WING	J BEND	THROUGH-HOLE
Terminal pitch	2.54 mm	0.5 mm	0.5 mm	2.54 mm	1.27 mm	1.27 mm	0.5 mm	1.27 mm	2.54 mm
Terminal location	DUAL	DUAL	DUAL	DUAL	DUAL	ZIG-ZAG	DUAL	DUAL	DUAL
Maker	-	FUJITSU	FUJITSU	FUJITSU	FUJITSU	FUJITSU	FUJITSU	FUJITSU	-

Recommended Resources

Transistor inverter circuit diagram

AC-DC conversion power supply-inverter power supply circuit

Inverting Schmitt encoder

Triangular wave-sine wave converter circuit diagram

High fidelity voice recording and playback circuit

Voltage regulation and timing controller circuit

Some of my development experience: I recently developed an application based on lf2407a, using the ad and sci modules, and using the clock to trigger the corresponding interrupts. I encountered many problems in the process, and some of...; songbo DSP and ARM Processors

Please tell me how to package these components in protel99se: 求大神...; ZNF PCB Design

Black Gold's FPGA is really bad: BlackGold's FPGA is really bad. The tutorial provided is just pasting the source code into the document. There is no design process at all, no logic block diagram, and the layout is a mess....; lingking Integrated technical exchanges

How can I use CMWAP dial-up to access a wap website under wince 5.0?: I use wince 5.0 system, use TD module, and set "AT+CGDCONT=1,\"IP\",\"CMWAP\" when dialing.", the dialing number is *98*1#, and the browser component is "Pocket Internet Explorer". After the dialing i...; futterfly Embedded System

Talk about my story with embedded system: I have been working for three weeks. During the work, I have a lot of feelings. Now I want to share my experience with you. As a student of an ordinary undergraduate school, I have experienced the lif...; eeleader Talking about work

Using a single-chip microcomputer to configure a CPLD device: Using a single-chip microcomputer to configure CPLD devices. Although ALTERA's programmable logic devices APEX20K, FLEX10K and FLEX6000 are widely used, they use SRAM to store configuration data. Each...; aimyself FPGA/CPLD

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components