EEWORLDEEWORLDEEWORLD

Part Number

Search

MJHS-09R1-31U-018-5N35

Description
Cable Assembly,
CategoryThe connector    Connector bracket   
File Size11MB,112 Pages
ManufacturerAirBorn
Environmental Compliance
Download Datasheet Parametric View All

MJHS-09R1-31U-018-5N35 Overview

Cable Assembly,

MJHS-09R1-31U-018-5N35 Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
MakerAirBorn
Reach Compliance Codecompli
Connector bracket typeCABLE ASSEMBLY
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
shieldMIX
Base Number Matches1
High-Reliability Interconnect Solutions
Signal Integrity
Interconnects
Can anyone tell me where to find a website to apply for LCD prototypes?
Can anyone tell me where to find a website to apply for LCD prototypes?...
simonprince Talking
The trivia of hardware design
Trivia 1: Cost saving phenomenon 1: It doesn’t matter what value these pull-up/pull-down resistors have, just choose an integer of 5K. Comment: There is no 5K resistance value on the market. The close...
paradoxfx FPGA/CPLD
How to use single chip microcomputer to make electronic clock, how to achieve 10ppm correction by software
(10ppm error means 0.8 seconds error per day) If the error is found to reach 1 second per day when using a single-chip microcomputer as an electronic clock, how can the software be used to reduce this...
lifengstar Embedded System
Help: Communication problem between MCU and PC parallel port (LPT1), thank you!
Question: The microcontroller receives data from the PC parallel port. For example, AT89C52 does not have a parallel port interrupt like a serial port interrupt. Can I handle it like this? 1: Connect ...
lvjg Embedded System
Problems using dshow in wince 5.0 simulator
Recently I want to use dshow to make a video player on ce 5.0, but it seems that PB does not provide several files such as strmbase.lib of the simulator, and I don’t know how to compile it. If any exp...
3539591 Embedded System
Analyze the difference between the two always statements
always @ (posedge clk) beginR1 = arth_o;R2 = data1data2;R3 = data1 + data2;R4 = R2 + R3; end The above always statement will generate a D flip-flop after synthesis. always @ (out2, R1, R3, R4) beginou...
eeleader FPGA/CPLD

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1549  162  774  544  551  32  4  16  11  12 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号