DS21Q48N datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Wireless rf/communication> Telecom circuit> DS21Q48N

DS21Q48N: DescriptionDATACOM, PCM TRANSCEIVER, PBGA144; CategoryWireless rf/communication Telecom circuit; File Size521KB，75 Pages; ManufacturerDALLAS; Websitehttp://www.dalsemi.com

Download Datasheet Parametric Compare View All

DS21Q48N Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	DS21Q48N	-	-	View	Buy Now

DS21Q48N Overview

DATACOM, PCM TRANSCEIVER, PBGA144

DS21Q48N Parametric

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	DALLAS
package instruction	BGA-144
Reach Compliance Code	unknow
JESD-30 code	S-PBGA-B144
JESD-609 code	e0
Number of functions	1
Number of terminals	144
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Package body material	PLASTIC/EPOXY
encapsulated code	BGA
Encapsulate equivalent code	BGA144,12X12,50
Package shape	SQUARE
Package form	GRID ARRAY
power supply	5 V
Certification status	Not Qualified
Maximum slew rate	0.125 mA
Nominal supply voltage	5 V
surface mount	YES
technology	CMOS
Telecom integrated circuit types	PCM TRANSCEIVER
Temperature level	INDUSTRIAL
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	BALL
Terminal pitch	1.27 mm
Terminal location	BOTTOM

Preview

Download Datasheet

View All

DS2148/DS21Q48

5V E1/T1/J1 Line Interface

www.maxim-ic.com

FEATURES

Complete E1, T1, or J1 line interface unit

(LIU)

Supports both long- and short-haul trunks

Internal software-selectable receive-side

termination for 75Ω/100Ω/120W

5V power supply

32-bit or 128-bit crystal-less jitter attenuator

requires only a 2.048MHz master clock for

both E1 and T1 with option to use 1.544MHz

for T1

Generates the appropriate line build outs,

with and without return loss, for E1 and

DSX-1 and CSU line build outs for T1

AMI, HDB3, and B8ZS, encoding/decoding

16.384MHz, 8.192MHz, 4.096MHz, or

2.048MHz clock output synthesized to

recovered clock

Programmable monitor mode for receiver

Loopbacks and PRBS pattern generation/

detection with output for received errors

Generates/detects in-band loop codes, 1 to 16

bits including CSU loop codes

8-bit parallel or serial interface with optional

hardware mode

Multiplexed and nonmultiplexed parallel bus

supports Intel or Motorola

Detects/generates blue (AIS) alarms

NRZ/bipolar interface for TX/RX data I/O

Transmit open-circuit detection

Receive Carrier Loss (RCL) indication

(G.775)

High-Z State for TTIP and TRING

50mA (rms) current limiter

PIN DESCRIPTION

44 TQFP

7mm

CABGA

ORDERING INFORMATION

Single-Channel Devices:

DS2148TN 44-Pin TQFP

DS2148T

44-Pin TQFP

DS2148GN 7mm CABGA

DS2148G

7mm CABGA

Four-Channel Devices:

DS21Q48N (Quad) BGA

DS21Q48

(Quad) BGA

(-40°C to +85°C)

C to +70

(-40°C to +85°C)

C to +70

(-40°C to +85°C)

C to +70

1 of 75

REV: 082504

DS2148/Q48

TABLE OF CONTENTS

LIST OF FIGURES............................................................................................................................... 4

LIST OF TABLES ................................................................................................................................ 5

INTRODUCTION................................................................................................................................. 6

3.1 DOCUMENT REVISION HISTORY ............................................................................................ 6

4. PIN DESCRIPTION ............................................................................................................................. 9

5. HARDWARE MODE ......................................................................................................................... 22

5.1 REGISTER MAP .......................................................................................................................... 23

5.2 PARALLEL PORT OPERATION................................................................................................ 24

5.3 SERIAL PORT OPERATION ...................................................................................................... 24

6. CONTROL REGISTERS.................................................................................................................... 28

6.1 DEVICE POWER-UP AND RESET ............................................................................................ 31

7 STATUS REGISTERS ....................................................................................................................... 34

8. DIAGNOSTICS .................................................................................................................................. 39

8.1 IN-BAND LOOP CODE GENERATION AND DETECTION ................................................... 39

8.2 LOOPBACKS ............................................................................................................................... 43

8.2.1 Remote Loopback (RLB)......................................................................................................... 43

8.2.2 Local Loopback (LLB)............................................................................................................ 43

8.2.3 Analog Loopback (LLB) ......................................................................................................... 44

8.2.4 Dual Loopback (DLB) ............................................................................................................ 44

8.3 PRBS GENERATION AND DETECTION ................................................................................. 44

8.4 ERROR COUNTER...................................................................................................................... 44

8.4.1 Error Counter Update ............................................................................................................ 45

8.5 ERROR INSERTION.................................................................................................................... 45

9. ANALOG INTERFACE ..................................................................................................................... 46

9.1 RECEIVER .................................................................................................................................... 46

9.2 TRANSMITTER ........................................................................................................................... 47

9.3 JITTER ATTENUATOR .............................................................................................................. 47

9.4 G.703 SYNCHRONIZATION SIGNAL ...................................................................................... 48

10. DS21Q48 QUAD LIU......................................................................................................................... 56

11. DC CHARACTERISTICS.................................................................................................................. 60

12. AC CHARACTERISTICS.................................................................................................................. 62

13. MECHANICAL DIMENSIONS......................................................................................................... 71

13.1 MECHANICAL DIMENSIONS—QUAD VERSION................................................................. 73

3 of 75

DS2148/Q48

1. LIST OF FIGURES

Figure 3-1 DS2148 BLOCK DIAGRAM..................................................................................................... 7

Figure 3-2 RECEIVE LOGIC ...................................................................................................................... 8

Figure 3-3 TRANSMIT LOGIC ................................................................................................................... 9

Figure 4-1 PARALLEL PORT MODE PINOUT (BIS1 = 0, BIS0 = 1 or 0) ............................................ 21

Figure 4-2 SERIAL PORT MODE PINOUT (BIS1 = 1, BIS0 = 0) .......................................................... 21

Figure 4-3 HARDWARE MODE PINOUT (BIS1 = 1, BIS0 = 1) ............................................................ 22

Figure 5-1 SERIAL PORT OPERATION FOR READ ACCESS (R=1) MODE 1.................................. 25

Figure 5-2 SERIAL PORT OPERATION FOR READ ACCESS MODE 2 ............................................. 25

Figure 5-3 SERIAL PORT OPERATION FOR READ ACCESS MODE 3 ............................................. 26

Figure 5-4 SERIAL PORT OPERATION FOR READ ACCESS MODE 4 ............................................. 26

Figure 5-5 SERIAL PORT OPERATION FOR WRITE ACCESS (R=0) MODES 1&2 ...……………27

Figure 5-6 SERIAL PORT OPERATION FOR WRITE ACCESS MODES 3&4 …………...…………27

Figure 9-1 BASIC INTERFACE ………………………………………………………………………..50

Figure 9-2 PROTECTED INTERFACE USING INTERNAL RECEIVE TERMINATION.................... 51

Figure 9-3 PROTECTED INTERFACE USING EXTERNAL RECEIVE TERMINATION .................. 52

Figure 9-4 E1 TRANSMIT PULSE TEMPLATE...................................................................................... 53

Figure 9-5 T1 TRANSMIT PULSE TEMPLATE...................................................................................... 54

Figure 9-6 JITTER TOLERANCE............................................................................................................. 55

Figure 9-7 JITTER ATTENUATION ........................................................................................................ 55

Figure 10-1 BGA 12 x 12 PIN LAYOUT .................................................................................................. 59

Figure 12-1 INTEL BUS READ TIMING (PBTS = 0, BIS1 = 0, BIS0 = 0) ............................................ 63

Figure 12-2 INTEL BUS WRITE TIMING (PBTS = 0, BIS1 = 0, BIS0 = 0)........................................... 63

Figure 12-3 MOTOROLA BUS TIMING (PBTS = 1, BIS1 = 0, BIS0 = 0) ............................................ 64

Figure 12-4 INTEL BUS READ TIMING (PBTS = 0, BIS1 = 0, BIS0 = 1) ............................................ 66

Figure 12-5 INTEL BUS WRITE TIMING (PBTS = 0, BIS1 = 0, BIS0 = 1)........................................... 66

Figure 12-6 MOTOROLA BUS READ TIMING (PBTS = 1, BIS1 = 0, BIS0 = 1) ................................. 67

Figure 12-7 MOTOROLA BUS WRITE TIMING (PBTS = 1, BIS1 = 0, BIS0 = 1)................................ 67

Figure 12-8 SERIAL BUS TIMING (BIS1 = 1, BIS0 = 0)........................................................................ 68

Figure 12-9 RECEIVE SIDE TIMING ...................................................................................................... 69

Figure 12-10 TRANSMIT SIDE TIMING................................................................................................. 70

4 of 75

DS2148/Q48

2. LIST OF TABLES

Table 4-1 BUS INTERFACE SELECTION ................................................................................................ 9

Table 4-2a PIN ASSIGNMENT................................................................................................................. 10

Table 4-2b PIN DESCRIPTIONS (Sorted by Pin Name, DS2148T Pin Numbering) ............................... 11

Table 4-3a PIN ASSIGNMENT IN SERIAL PORT MODE..................................................................... 13

Table 4-3b PIN DESCRIPTIONS IN SERIAL PORT MODE (Sorted by Pin Name, DS2148T Pin

Numbering) .......................................................................................................................................... 14

Table 4-4a PIN ASSIGNMENT IN HARDWARE MODE....................................................................... 16

Table 4-4b PIN DESCRIPTIONS IN HARDWARE MODE (Sorted by Pin Name, DS2148T Pin

Numbering) .......................................................................................................................................... 16

Table 4-5 LOOPBACK CONTROL IN HARDWARE MODE ................................................................ 20

Table 4-6 TRANSMIT DATA CONTROL IN HARDWARE MODE ..................................................... 20

Table 4-7 RECEIVE SENSITIVITY SETTINGS...................................................................................... 20

Table 4-8 MONITOR GAIN SETTINGS .................................................................................................. 20

Table 4-9 INTERNAL RX TERMINATION SELECT............................................................................. 20

Table 4-10 MCLK SELECTION................................................................................................................ 20

Table 5-1 REGISTER MAP ....................................................................................................................... 23

Table 6-1 MCLK SELECTION.................................................................................................................. 29

Table 6-2 RECEIVE SENSITIVITY SETTINGS...................................................................................... 31

Table 6-3 BACK PLANE CLOCK SELECT............................................................................................. 32

Table 6-4 MONITOR GAIN SETTINGS .................................................................................................. 32

Table 6-5 INTERNAL RX TERMINATION SELECT............................................................................. 33

Table 7-1 RECEIVED ALARM CRITERIA ............................................................................................. 35

Table 7-2 RECEIVE LEVEL INDICATION............................................................................................. 38

Table 8-1 TRANSMIT CODE LENGTH................................................................................................... 40

Table 8-2 RECEIVE CODE LENGTH ...................................................................................................... 40

Table 8-3 DEFINITION OF RECEIVED ERRORS.................................................................................. 44

Table 8-4 FUNCTION OF ECRS BITS AND RNEG PIN ........................................................................ 45

Table 9-1 LINE BUILD OUT SELECT FOR E1 IN REGISTER CCR4 (ETS = 0) ................................. 48

Table 9-2 LINE BUILD OUT SELECT FOR T1 IN REGISTER CCR4 (ETS = 1) ................................. 48

Table 9-3 TRANSFORMER SPECIFICATIONS FOR 5V OPERATION ............................................... 49

Table 10-1 DS21Q48 PIN ASSIGNMENT................................................................................................ 56

5 of 75

DS21Q48N Related Products

	DS21Q48N	DS2148	DS2148G	DS2148GN	DS2148T	DS2148TN	DS21Q48
Description	DATACOM, PCM TRANSCEIVER, PBGA144	5V E1/T1/J1 Line Interface	DATACOM, PCM TRANSCEIVER, BGA49	DATACOM, PCM TRANSCEIVER, BGA49	DATACOM, PCM TRANSCEIVER, PQFP44	DATACOM, PCM TRANSCEIVER, PQFP44	DATACOM, PCM TRANSCEIVER, PBGA144
Is it Rohs certified?	incompatible	-	incompatible	incompatible	incompatible	incompatible	incompatible
Maker	DALLAS	-	DALLAS	DALLAS	DALLAS	DALLAS	DALLAS
package instruction	BGA-144	-	CABGA-49	CABGA-49	TQFP-44	TQFP-44	BGA-144
Reach Compliance Code	unknow	-	unknow	unknow	unknow	unknow	unknow
JESD-30 code	S-PBGA-B144	-	S-XBGA-B49	S-XBGA-B49	S-PQFP-G44	S-PQFP-G44	S-PBGA-B144
JESD-609 code	e0	-	e0	e0	e0	e0	e0
Number of functions	1	-	1	1	1	1	1
Number of terminals	144	-	49	49	44	44	144
Maximum operating temperature	85 °C	-	70 °C	85 °C	70 °C	85 °C	70 °C
Package body material	PLASTIC/EPOXY	-	UNSPECIFIED	UNSPECIFIED	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	BGA	-	FBGA	FBGA	QFP	QFP	BGA
Encapsulate equivalent code	BGA144,12X12,50	-	BGA49,7X7,32	BGA49,7X7,32	TQFP44,.47SQ,32	TQFP44,.47SQ,32	BGA144,12X12,50
Package shape	SQUARE	-	SQUARE	SQUARE	SQUARE	SQUARE	SQUARE
Package form	GRID ARRAY	-	GRID ARRAY	GRID ARRAY	FLATPACK	FLATPACK	GRID ARRAY
power supply	5 V	-	5 V	5 V	5 V	5 V	5 V
Certification status	Not Qualified	-	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified
Maximum slew rate	0.125 mA	-	0.125 mA	0.125 mA	0.125 mA	0.125 mA	0.125 mA
Nominal supply voltage	5 V	-	5 V	5 V	5 V	5 V	5 V
surface mount	YES	-	YES	YES	YES	YES	YES
technology	CMOS	-	CMOS	CMOS	CMOS	CMOS	CMOS
Telecom integrated circuit types	PCM TRANSCEIVER	-	PCM TRANSCEIVER	PCM TRANSCEIVER	PCM TRANSCEIVER	PCM TRANSCEIVER	PCM TRANSCEIVER
Temperature level	INDUSTRIAL	-	COMMERCIAL	INDUSTRIAL	COMMERCIAL	INDUSTRIAL	COMMERCIAL
Terminal surface	Tin/Lead (Sn/Pb)	-	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)
Terminal form	BALL	-	BALL	BALL	GULL WING	GULL WING	BALL
Terminal pitch	1.27 mm	-	0.8 mm	0.8 mm	0.8 mm	0.8 mm	1.27 mm
Terminal location	BOTTOM	-	BOTTOM	BOTTOM	QUAD	QUAD	BOTTOM

Recommended Resources

Laptops switched to battery power

PT2275 (universal) infrared remote control decoding circuit

Electric fan infrared remote control circuit-C

614-M (500VA) AC voltage regulator circuit

8-segment display circuit using 7-segment driver

Connect two 110 volt light bulbs to a 220 volt power supply.

About E-Tnet bootloader: After trying the examples ext_demo_1, ext_demo_2 and boot_eth_ext, I suddenly have a question. Can I use the eth bootloader to download code to the external flash, and then download another part of th...; tekkon Microcontroller MCU

【CN0049】Interface between the ADL5534 dual IF gain module and the AD9640 high speed ADC: Circuit Function and AdvantagesThis circuit uses the ADL5534 IF amplifier to provide a dual IF gain block for the AD9640 14-bit, 150 MSPS dual ADC. The ADL5534 is a high linearity, dual channel, 20 dB...; EEWORLD社区 ADI Reference Circuit

How can I use the STM8S-Discovery development board to achieve real-time communication with a computer via USB?: How can I use the STM8S-Discovery development board to achieve real-time communication with a computer via USB? Currently, I need to use C++ to program a graphical interface on the computer, control t...; snewboy stm32/stm8

Add chicken drumsticks to today's post! Come and have a look~: [align=left][size=4]Written in the front: Hello everyone, I am okhxyyo. Yesterday I asked our editor to write a copy for me. Well... The following is the result he gave me. What do you think, should I...; okhxyyo RF/Wirelessly

About the problem of MSP430 driving segment LCD bias resistor: When using a lithium battery to power the MSP430F413 chip and driving a segment code LCD display, ghost images or blurred display appear. How should I choose the value of the external voltage divider ...; dongsh Microcontroller MCU

Trump administration "blacklists" Xiaomi, Xiaomi using Qualcomm chips is a "military-related company"???: Xiaomi has been blacklisted by the Trump administration of the United States, with only one week left before Trump leaves office.In the process of Xiaomi's development and growth, companies such as Qu...; eric_wang Talking

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components