25HPA5762-E-FREQ datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 25HPA5762-E-FREQ

25HPA5762-E-FREQ: DescriptionLVPECL Output Clock Oscillator, 60MHz Min, 320MHz Max, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size374KB，1 Pages; ManufacturerEuroquartz; Websitehttp://www.euroquartz.co.uk/; Environmental Compliance

Download Datasheet Parametric View All

25HPA5762-E-FREQ Overview

LVPECL Output Clock Oscillator, 60MHz Min, 320MHz Max, ROHS COMPLIANT, SMD, 6 PIN

25HPA5762-E-FREQ Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Euroquartz
Reach Compliance Code	compli
Other features	ENABLE/DISABLE FUNCTION; COMPLIMENTARY OUTPUT
maximum descent time	0.25 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
Installation features	SURFACE MOUNT
Maximum operating frequency	320 MHz
Minimum operating frequency	60 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
Output load	50 OHM
physical size	7.0mm x 5.0mm x 1.8mm
longest rise time	0.25 ns
Maximum supply voltage	2.625 V
Minimum supply voltage	2.375 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Base Number Matches	1

Preview

Download Datasheet

View All

EURO

QUARTZ

DESCRIPTION

HPA576 series LVPECL output oscillators cover the frequency range

60MHz to 320MHz. The part utilizes a crystal operating in third

overtone mode (Non-PLL)

SPECIFICATION

Frequency Range:

Output Logic

Phase Noise:

Frequency Stability:

Operating Temp Range

Commercial:

Industrial:

Input Voltage:

Output Voltage

High '1':

Low '0':

Rise/Fall Times:

Current Consumption:

Load:

Start-up Time:

Duty Cycle:

Input Static Discharge Prot:

Storage Temperature Range:

Ageing:

Enable/Disable

No connection:

Disable:

HPA576 LVPECL OSCILLATORS

7x5mm SMD 6 pad

60.0MHz to 320.0MHz

LVPECL

See table

-10° to +70°C

-40° to +85°C

+2.5VDC or +3.3VDC ±5%

Vdd -1.025V min.

Vdd -1.620V max.

(RL = 50W to Vdd -2.0V)

0.25ns typical

(20% Vdd to 80% Vdd)

75mA max. at 212.50MHz

50W into Vdd-2.0V

5ms typ., 10ms max.

50%±5% (at Vdd -1.3V)

2kV min.

-55°C to +150°C

±3ppm per year max., ±2ppm

thereafter. At T amb +25°C

OUTLINE & DIMENSIONS

Both outputs enabled

Both outputs are disabled when

control pad is taken below 0.3V

referenced to ground. Oscillator is

always 'on'. (Special request -

oscillator is off when disabled.)

Enable:

Both Outputs are enabled when

control pad is taken above 0.7 Vcc

referenced to ground.

ABSOLUTE MAXIMUM RATINGS

(Permanent

damage may be caused if operated beyond these limits.)

Supply Voltage Vdd:

+4.6V max.

Input Voltage Vi:

Vss -0.5 min., VDD +0.5V max.

Input Voltage Vo:

Vss -0.5 min., Vdd +0.5V max.

PHASE NOISE (155.250MHz)

Offset

10Hz

100Hz

1kHz

10kHz

100kHz

1MHz

10MHz

dBc/Hz

-65

-95

-120

-128

-122

-120

-140

STABILITY OVER TEMPERATURE RANGE

Stability

±ppm

100

Temperature Range Order Code

°C

-10 to +70

-40 to +85

PART NUMBERS

HPA576 oscillator part numbers are derived as follows:

Example:

Supply Voltage

3 = 3.3VDC

25 = 2.5VDC

Series Designation

Package Style

5761 or 5762

Stability Code

(See table)

Frequency

3HPA5762-A-250.000

JITTER

Integrated Phase Jitter:

0.25ps typical at 155.520MHz

(12kHz to 20MHz)

Period Jitter (RMS):

3.0ps typical at 155.520MHz

Period Jitter (peak to peak): 21ps typical at 155.520MHz

EUROQUARTZ LIMITED Blacknell Lane CREWKERNE Somerset UK TA18 7HE

Tel: +44 (0)1460 230000 Fax: +44 (0)1460 230001 Email: info@euroquartz.co.uk www.euroquartz.co.uk

Recommended Resources

Cathode output tube power amplifier circuit

Agricultural temperature control circuit

Battery voltage indication circuit

"Heat quickly" automatic power-off circuit

Phase tracking three-phase generator circuit diagram

Simple single button switch circuit (error corrected)

Learn more about Logic Analyzer: Learn more about Logic Analyzer...; feifei Test/Measurement

Chapter 1 of x86 Introduction: Connection: [i=s]This post was last edited by paulhyde on 2014-9-15 08:56[/i][code]Chapter 1 The Router 1.1 Getting started 1.1.1 Installation 1.1.2 Initial configuration 1.1.3 Failsafe mode 1.2 Configuring OpenW...; fish001 Electronics Design Contest

Unchanging mathematics, ever-changing technology: Wu Jun's "The Beauty of Mathematics": [b][color=#0000ff]The game between "technique" and "Tao"[/color][/b] When it comes to mathematics, many people laugh and say, "It's useless to learn so much! It's enough to know addition, subtraction,...; juice58 Download Centre

Building ESP32-C3 development environment based on window Visual Studio Code ESP-IDF 2: [i=s]This post was last edited by boming on 2021-5-29 15:26[/i]Continued from the previous article Building ESP32-C3 development environment based on window Visual Studio Code ESP-IDF https://bbs.eewo...; boming Domestic Chip Exchange

stm8 from scratch (graphic explanation): As titlestm8 project creation tutorial.pdf (1.14 MB)Downloads:3160 2010-9-9 22:49...; qiusj stm32/stm8

Modelsim pll simulation problem: I added alter.mf and cycii.v library files in modelsim. I also added pll.v file and test file automatically generated by quartus ii. However, the waveform input is correct, but the output is always Z....; maxcio FPGA/CPLD

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components