EEWORLDEEWORLDEEWORLD

Part Number

Search

GUS-SL8B-00-7232-BD

Description
Array/Network Resistor, Bussed, Tantalum Nitride/nickel Chrome, 0.05W, 72300ohm, 100V, 0.1% +/-Tol, -250,250ppm/Cel, 4030,
CategoryPassive components    The resistor   
File Size277KB,4 Pages
ManufacturerTT Electronics plc
Websitehttp://www.ttelectronics.com/
Download Datasheet Parametric View All

GUS-SL8B-00-7232-BD Overview

Array/Network Resistor, Bussed, Tantalum Nitride/nickel Chrome, 0.05W, 72300ohm, 100V, 0.1% +/-Tol, -250,250ppm/Cel, 4030,

GUS-SL8B-00-7232-BD Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
Objectid798484774
package instructionSMT, 4030
Reach Compliance Codecompliant
ECCN codeEAR99
structureMiniature
JESD-609 codee0
Network TypeBussed
Number of terminals16
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package height2.54 mm
Package length10.211 mm
Package formSMT
Package width7.493 mm
method of packingTR
Rated power dissipation(P)0.05 W
resistance72300 Ω
Resistor typeARRAY/NETWORK RESISTOR
seriesSOIC
size code4030
technologyTANTALUM NITRIDE/NICKEL CHROME
Temperature Coefficient-250,250 ppm/°C
Terminal surfaceTin/Lead (Sn/Pb)
Tolerance0.1%
Operating Voltage100 V
Surface Mount SOIC
Resistor Networks
SOIC Series
Tested for COTS applications
Both narrow and wide body versions available
Standard JEDEC 8, 14, 16, and 20 pin packages
Ultra-stable TaNSil
®
resistors on silicon substrates
RoHS compliant and Sn/Pb terminations available
IRC’s TaNSil
®
SOIC resistor networks are the perfect solution for high volume applications that demand a small
wiring board footprint. The .050" lead spacing provides higher lead density, increased component count,
lower resistor cost, and high reliability.
The tantalum nitride film system on silicon provides precision tolerance, exceptional TCR tracking, low cost
and miniature package. Excellent performance in harsh, humid environments is a trademark of IRC’s self-pas-
sivating TaNSil
®
resistor film.
The SOIC series is ideally suited for the latest surface mount assembly techniques and each lead can be
100% visually inspected. The compliant gull wing leads relieve thermal expansion and contraction stresses
created by soldering and temperature excursions.
For applications requiring high performance resistor networks in a low cost, surface mount package, specify
IRC SOIC resistor networks.
Electrical Data
Resistance Range
Absolute Tolerance
Ratio Tolerance to R1
Absolute TCR
Tracking TCR
Element Power Rating @ 70°C
Isolated Schematic
Bussed Schematic
Power Rating @ 70°C
SOIC-N Package
Power Rating @ 70°C
SOIC-W Package
Rated Operating Voltage
________________
Operating Temperature
Noise
(not to exceed
Power X Resistance)
10
250KΩ
To ±0.1%
To ±0.05%
To ±25ppm/°C
To ±5ppm/°C
100mW
50mW
8-Pin
14-Pin
16-Pin
16-Pin
20-Pin
400mW
700mW
800mW
1.2W
1.5W
Environmental Data
Test Per
MIL-PRF-83401
Thermal Shock
Power
Conditioning
High Temperature
Exposure
Short-time
Overload
Low Temperature
Storage
Life
Typical
Delta R
±0.02%
±0.03%
±0.03%
±0.02%
±0.03%
±0.05%
Max
Delta R
±0.1%
±0.1%
±0.05%
±0.05%
±0.05%
±2.0%
100 Volts
-55°C to +125°C
<-30dB
General Note
IRC reserves the right to make changes in product specification without notice or liability.
All information is subject to IRC’s own data and is considered accurate at time of going to print.
© IRC Advanced Film Division
• 4222 South Staples Street • Corpus Christi Texas 78411 USA
Telephone: 361 992 7900 • Facsimile: 361 992 3377 • Website: www.irctt.com
A subsidiary of
TT electronics plc
SOIC Series Issue January 2009 Sheet 1 of 4
How to receive DTMF
Is there any AT command that can receive DTMF?...
flyingxc82 Embedded System
[Home smart lighting control and indoor environment monitoring system]--4. [RSL10] I2C control PCA9685 PWM output
I have been working on PWM output issues for the past two weeks, mainly to familiarize myself with and port ARM's CMSIS library. I encountered many problems during the whole process, and I would like ...
传媒学子 onsemi and Avnet IoT Innovation Design Competition
Chess clock based on cpld
1. Design Task: Design and make a timing system for chess competitions. The functional requirements are as follows: 1. The timing clock can respectively complete the timing of the specified time for A...
agiculture FPGA/CPLD
MPLAB Harmony Learning Part 3 - Creating a Harmony Project
[font=微软雅黑][size=5]This article is transferred from Microchip Wheat Field Forum——Author: chongcw[/size][/font] [font=Arial][color=rgb(0, 0, 0)][font=Arial][size=3][color=rgb(0, 0, 0)][size=3] [/size][...
橙色凯 Microchip MCU
Friends who have used parallel ports, I have encountered a strange problem. Can you help me find out?
I use the parallel port to simulate the SPI port and send commands to the device. I use the winio dynamic library, 2 to simulate scld, pin 4 is si and pin 15 is so. When simulating, there is no proble...
狂简 Embedded System
ZigBee Learning Notes_osal_nv_init()
[p=26, null, left][color=#000][font=Arial]The New Year is over, and I can continue to study. The progress is so slow. Today I will look at the osal_nv_init() function. The code is very simple as follo...
wateras1 RF/Wirelessly

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2535  604  1433  2599  2207  52  13  29  53  45 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号