EEWORLDEEWORLDEEWORLD

Part Number

Search

SIT3521AC-2C23029G156.250000Y

Description
LVDS Output Clock Oscillator, 156.25MHz Nom, QFN, 10 PIN
CategoryPassive components    oscillator   
File Size1MB,45 Pages
ManufacturerSiTime
Environmental Compliance
Download Datasheet Parametric View All

SIT3521AC-2C23029G156.250000Y Overview

LVDS Output Clock Oscillator, 156.25MHz Nom, QFN, 10 PIN

SIT3521AC-2C23029G156.250000Y Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Objectid145145240173
package instructionLCC10,.12X.2,50/40
Reach Compliance Codeunknown
Other featuresENABLE/DISABLE FUNCTION
maximum descent time0.47 ns
Frequency Adjustment - MechanicalNO
frequency stability25%
JESD-609 codee4
Installation featuresSURFACE MOUNT
Number of terminals10
Nominal operating frequency156.25 MHz
Maximum operating temperature70 °C
Minimum operating temperature-20 °C
Oscillator typeLVDS
Output load100 OHM
Encapsulate equivalent codeLCC10,.12X.2,50/40
physical size5.0mm x 3.2mm x 0.9mm
longest rise time0.47 ns
Maximum supply voltage3.3 V
Minimum supply voltage2.7 V
Nominal supply voltage3 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Palladium/Gold (Ni/Pd/Au)
SiT3521
1 to 340 MHz Elite Platform I2C/SPI Programmable Oscillator
Description
The
SiT3521
is an ultra-low jitter, user programmable
oscillator which offers the system designer great flexibility
and functionality.
The device supports two in-system programming options
after powering up at a default, factory programmed startup
frequency:
Features
Any-frequency mode where the clock output can be
re-programmed to any frequency between 1 MHz and
340 MHz in 1 Hz steps
Digitally controlled oscillator (DCO) mode where the clock
output can be steered or pulled by up to ±3200 ppm with
5 to 94 ppt (parts per trillion) resolution.
The device’s default start-up frequency is specified in the
ordering code. User programming of the device is achieved
via I
2
C or SPI. Up to 16 I
2
C addresses can be specified by
the user either as a factory programmable option or via
hardware pins, enabling the device to share the I
2
C with
other I
2
C devices.
The SiT3521 utilizes SiTime’s unique DualMEMS
®
temperature sensing and TurboCompensation
®
technology
to deliver exceptional dynamic performance:
Programmable frequencies (factory or via I
2
C/SPI)
from 1 MHz to 340 MHz
Digital frequency pulling (DCO) via I
2
C/SPI
Output frequency pulling with perfect pull linearity
13 programmable pull range options to
±3200
ppm
Frequency pull resolution as low as 5 ppt (0.005 ppb)
0.21 ps typical integrated phase jitter (12 kHz to 20 MHz)
Integrated LDO for on-chip power supply noise filtering
0.02 ps/mV PSNR
-40°C to 105°C operating temperature
LVPECL, LVDS, or HCSL outputs
Programmable LVPECL, LVDS Swing
LVDS Common Mode Voltage Control
RoHS and REACH compliant, Pb-free, Halogen-free
and Antimony-free
Applications
Resistant to airflow and thermal shock
Resistant to shock and vibration
Superior power supply noise rejection
Combined with wide frequency range and user
programmability, this device is ideal for telecom, networking
and industrial applications that require a variety of
frequencies and operate in noisy environment.
Ethernet: 1/10/40/100/400 Gbps
G.fast and xDSL
Optical Transport: SONET/SDH, OTN
Clock and data recovery
Processor over-clocking
Low jitter clock generation
Server, storage, datacenter
Test and measurement
Broadcasting
Block Diagram
Package Pinout
(10-Lead QFN, 5.0 x 3.2 mm)
SD
SC
A/
M
LK ISO
10
9
OE / NC
OE / NC
GND
1
8
VDD
OUT-
OUT+
2
7
3
4
5
6
A1 A0
/N /N
C/ C/
M SS
O
SI
Figure 1. SiT3521 Block Diagram
Figure 2. Pin Assignments (Top view)
(Refer to
Table 14
for Pin Descriptions)
Rev 1.01
30 April 2021
www.sitime.com
Embedded Linux Learning
The basic principle of learning embedded Linux is general learning + expertise. General learning means understanding the related fields of this direction, but " general " does not mean " general " . W...
wateras1 Linux and Android
How can the Gibbs effect be mitigated?
How can we reduce the Gibbs effect?...
梦溪开物 Analogue and Mixed Signal
EE_BeagleBone_Cape NAND
[b][font=Helvetica]Author: chenzhufly QQ: 36886052 (Please indicate the source if you want to reprint)[/font][/b] [size=5][b]1. Overview[/b][/size] [size=4]This document is about some of my thoughts a...
chenzhufly DSP and ARM Processors
Please help me see how the resistance in the figure below is calculated
How to determine the resistance of the bias resistor and current limiting resistor when the transistor is working in the switching state?...
zhandizhandi Analog electronics
How to get network time using EVC
I found a lot of VC searches, but I can't find a method for EVC. Please give me a hint. Thanks....
uuuiop Embedded System
How to connect the pins of S3C2440, MAX485 and DB9?
As the title says. Xiaocai recently bought a mini2440 development board, which only has one DB9 RS232 serial port. The CPU's UART port can lead out 3 serial port signals. I want to redraw the board an...
ljr0451 Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2860  631  2733  1407  102  58  13  56  29  3 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号