74AHCT573L datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > logic> logic> 74AHCT573L

74AHCT573L: DescriptionD Latch, 1-Func, 8-Bit, CMOS, CQCC20; Categorylogic logic; File Size206KB，4 Pages; ManufacturerIDT (Integrated Device Technology)

Download Datasheet Parametric Compare View All

74AHCT573L Overview

D Latch, 1-Func, 8-Bit, CMOS, CQCC20

74AHCT573L Parametric

Parameter Name	Attribute value
Is it lead-free?	Contains lead
Is it Rohs certified?	incompatible
Objectid	1156961485
package instruction	QCCN, LCC20,.35SQ
Reach Compliance Code	not_compliant
JESD-30 code	S-XQCC-N20
JESD-609 code	e0
Logic integrated circuit type	D LATCH
MaximumI(ol)	0.024 A
Number of digits	8
Number of functions	1
Number of terminals	20
Maximum operating temperature	70 °C
Minimum operating temperature
Output characteristics	3-STATE
Package body material	CERAMIC
encapsulated code	QCCN
Encapsulate equivalent code	LCC20,.35SQ
Package shape	SQUARE
Package form	CHIP CARRIER
Peak Reflow Temperature (Celsius)	260
power supply	5 V
Certification status	Not Qualified
Nominal supply voltage (Vsup)	5 V
surface mount	YES
technology	CMOS
Temperature level	COMMERCIAL
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	NO LEAD
Terminal pitch	1.27 mm
Terminal location	QUAD
Maximum time at peak reflow temperature	6

Preview

Download Datasheet

View All

74AHCT573L Related Products

	74AHCT573L	5962-01-305-5389	IDT54AHCT573DB	IDT54AHCT573EB	IDT54AHCT573LB	74AHCT573D	IDT74AHCT573L
Description	D Latch, 1-Func, 8-Bit, CMOS, CQCC20	D Latch, 1-Func, 8-Bit, CMOS, CDIP20	D Latch, 1-Func, 8-Bit, CMOS, CDIP20	D Latch, 1-Func, 8-Bit, CMOS, CDFP20	D Latch, 1-Func, 8-Bit, CMOS, CQCC20	D Latch, 1-Func, 8-Bit, CMOS, CDIP20	D Latch, 1-Func, 8-Bit, CMOS, CQCC20
Is it lead-free?	Contains lead	Contains lead	Contains lead	Contains lead	Contains lead	Contains lead	Contains lead
Is it Rohs certified?	incompatible	incompatible	incompatible	incompatible	incompatible	incompatible	incompatible
Reach Compliance Code	not_compliant	not_compliant	not_compliant	not_compliant	not_compliant	_compli	not_compliant
JESD-30 code	S-XQCC-N20	R-XDIP-T20	R-XDIP-T20	R-XDFP-F20	S-XQCC-N20	R-XDIP-T20	S-XQCC-N20
JESD-609 code	e0	e0	e0	e0	e0	e0	e0
Logic integrated circuit type	D LATCH	D LATCH	D LATCH	D LATCH	D LATCH	BUS DRIVER	D LATCH
MaximumI(ol)	0.024 A	0.014 A	0.014 A	0.014 A	0.014 A	0.024 A	0.024 A
Number of digits	8	8	8	8	8	8	8
Number of functions	1	1	1	1	1	1	1
Number of terminals	20	20	20	20	20	20	20
Maximum operating temperature	70 °C	125 °C	125 °C	125 °C	125 °C	70 °C	70 °C
Minimum operating temperature	-	-55 °C	-55 °C	-55 °C	-55 °C	-	-
Output characteristics	3-STATE	3-STATE	3-STATE	3-STATE	3-STATE	3-STATE	3-STATE
Package body material	CERAMIC	CERAMIC	CERAMIC	CERAMIC	CERAMIC	CERAMIC	CERAMIC
encapsulated code	QCCN	DIP	DIP	DFP	QCCN	DIP	QCCN
Encapsulate equivalent code	LCC20,.35SQ	DIP20,.3	DIP20,.3	FL20,.3	LCC20,.35SQ	DIP20,.3	LCC20,.35SQ
Package shape	SQUARE	RECTANGULAR	RECTANGULAR	RECTANGULAR	SQUARE	RECTANGULAR	SQUARE
Package form	CHIP CARRIER	IN-LINE	IN-LINE	FLATPACK	CHIP CARRIER	IN-LINE	CHIP CARRIER
Peak Reflow Temperature (Celsius)	260	225	225	260	225	260	260
power supply	5 V	5 V	5 V	5 V	5 V	5 V	5 V
Certification status	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified
Nominal supply voltage (Vsup)	5 V	5 V	5 V	5 V	5 V	5 V	5 V
surface mount	YES	NO	NO	YES	YES	NO	YES
technology	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS
Temperature level	COMMERCIAL	MILITARY	MILITARY	MILITARY	MILITARY	COMMERCIAL	COMMERCIAL
Terminal surface	Tin/Lead (Sn/Pb)	TIN LEAD	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)
Terminal form	NO LEAD	THROUGH-HOLE	THROUGH-HOLE	FLAT	NO LEAD	THROUGH-HOLE	NO LEAD
Terminal pitch	1.27 mm	2.54 mm	2.54 mm	1.27 mm	1.27 mm	2.54 mm	1.27 mm
Terminal location	QUAD	DUAL	DUAL	DUAL	QUAD	DUAL	QUAD
Maximum time at peak reflow temperature	6	30	30	6	30	6	6
package instruction	QCCN, LCC20,.35SQ	-	DIP, DIP20,.3	DFP, FL20,.3	QCCN, LCC20,.35SQ	DIP, DIP20,.3	QCCN, LCC20,.35SQ
Maker	-	IDT (Integrated Device Technology)	IDT (Integrated Device Technology)	IDT (Integrated Device Technology)	IDT (Integrated Device Technology)	IDT (Integrated Device Technology)	-
Filter level	-	38535Q/M;38534H;883B	38535Q/M;38534H;883B	38535Q/M;38534H;883B	38535Q/M;38534H;883B	-	-

Recommended Resources

Three-terminal fixed integrated stabilizer bipolar regulated power supply circuitb

Electronic soundproof mouse repeller circuit

Senlan BT40 step operation and inching operation

Remote control battery switch circuit diagram

555 voice control circuit to maintain continuous recording

Computer motherboard circuit diagram 820 1_47

Baud rate explanation and difference from bit rate: [color=#333333] The rate of analog line signals, also known as the modulation rate, is measured by the number of oscillations of the waveform per second. If the data is not compressed, the baud rate i...; qwqwqw2088 Analogue and Mixed Signal

STM32 LwIP creates a new callback function: The routine is tcp_echoserver, which sends the received data packets directly to the Ethernet port without any processing. I want to process the received data, which can be achieved by adding a handle...; xiaofeixia stm32/stm8

Please advise, how to connect this uart?: I received a YC 2440 board, but it has no standard serial port interface, only a 3-way UART interface. I don't know how to connect it. Can an expert take a look?The area circled in red...; jckimi ARM Technology

Design of Switched Capacitor Low-Pass Filter: [align=left][font=Verdana][size=3][color=#000000]In order to filter out the high-frequency noise mixed in the signal, a six-stage cascaded switched capacitor low-pass filter is designed. The data samp...; fish001 Analogue and Mixed Signal

CE5.0 system boots from NAND, the system cannot start, and the serial port displays "stepldr ldr": Environment: 64M NAND+64MSDRAM WINCE 5.0 I converted the LOGO into a binary file, and burned it to the 9th to 15th blocks of NAND through JTAG, where (block 0 is stepldr, 1 is TOC, 2~8 are EBOOT, and ...; jclhp Embedded System

Foreign companies recruit hardware engineers: Requirements: 1. Work experience in a communications company or telecommunications company; 2. Familiar with FPGA, high-speed circuit and signal design, routers, base stations; 3. 3-5 years of work ex...; beyondaymk Embedded System

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components