EEWORLDEEWORLDEEWORLD

Part Number

Search

GS88436BT-166

Description
Standard SRAM, 256KX36, 8.5ns, CMOS, PBGA119
Categorystorage    storage   
File Size682KB,25 Pages
ManufacturerGSI Technology
Websitehttp://www.gsitechnology.com/
Download Datasheet Parametric Compare View All

GS88436BT-166 Overview

Standard SRAM, 256KX36, 8.5ns, CMOS, PBGA119

GS88436BT-166 Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
Objectid1167349520
package instructionBGA, BGA119,7X17,50
Reach Compliance Codecompliant
ECCN code3A991.B.2.A
Maximum access time8.5 ns
Maximum clock frequency (fCLK)166 MHz
I/O typeCOMMON
JESD-30 codeR-PBGA-B119
JESD-609 codee0
memory density9437184 bit
Memory IC TypeSTANDARD SRAM
memory width36
Humidity sensitivity level3
Number of terminals119
word count262144 words
character code256000
Operating modeSYNCHRONOUS
Maximum operating temperature70 °C
Minimum operating temperature
organize256KX36
Output characteristics3-STATE
Package body materialPLASTIC/EPOXY
encapsulated codeBGA
Encapsulate equivalent codeBGA119,7X17,50
Package shapeRECTANGULAR
Package formGRID ARRAY
Parallel/SerialPARALLEL
power supply2.5/3.3,3.3 V
Certification statusNot Qualified
Maximum standby current0.04 A
Minimum standby current3.14 V
Maximum slew rate0.38 mA
surface mountYES
technologyCMOS
Temperature levelCOMMERCIAL
Terminal surfaceTin/Lead (Sn/Pb)
Terminal formBALL
Terminal pitch1.27 mm
Terminal locationBOTTOM
Preliminary
GS88418/36B-200/180/166
119-Bump BGA
Commercial Temp
Industrial Temp
Features
• FT pin for user-configurable flow through or pipelined
operation
• Single/Dual Cycle Deselect Selectable
• ZQ mode pin for user-selectable high/low output drive strength
• 3.3 V +10%/–5% core power supply
• 2.5 V or 3.3 V I/O supply
• LBO pin for Linear or Interleaved Burst mode
• Internal input resistors on mode pins allow floating mode pins
• Default to SCD x18/x36 Interleaved Pipeline mode
• Byte Write (BW) and/or Global Write (GW) operation
• Common data inputs and data outputs
• Clock Control, registered, address, data, and control
• Internal self-timed write cycle
• Automatic power-down for portable applications
• 119-bump BGA package
512K x 18, 256K x 36
8Mb S/DCD Sync Burst SRAMs
Flow Through/Pipeline Reads
200 MHz–166MHz
3.3 V V
DD
3.3 V and 2.5 V I/O
(LBO) input. The Burst function need not be used. New
addresses can be loaded on every cycle with no degradation of
chip performance.
The function of the Data Output register can be controlled by
the user via the FT mode bump (Bump 5R). Holding the FT
mode pin low places the RAM in Flow Through mode, causing
output data to bypass the Data Output Register. Holding FT
high places the RAM in Pipeline mode, activating the rising-
edge-triggered Data Output Register.
SCD and DCD Pipelined Reads
The GS88436B is a SCD (Single Cycle Deselect) and DCD
(Dual Cycle Deselect) pipelined synchronous SRAM. DCD
SRAMs pipeline disable commands to the same degree as read
commands. SCD SRAMs pipeline deselect commands one
stage less than read commands. SCD RAMs begin turning off
their outputs immediately after the deselect command has been
captured in the input registers. DCD RAMs hold the deselect
command for one full cycle and then begin turning off their
outputs just after the second rising edge of clock. The user may
configure this SRAM for either mode of operation using the
SCD mode input on Bump 4L.
Pipeline
3-1-1-1
Flow
Through
2-1-1-1
tCycle
t
KQ
I
DD
t
KQ
tCycle
I
DD
-200
5.0
3.0
450
7.5
10
270
-180
5. 5
3.2
410
8
10
270
-166
6.0
3.5
380
8.5
10
250
-150
6.7
3.8
350
9.0
10
240
-133
7.5
4.0
340
9.5
10
220
Unit
ns
ns
mA
ns
ns
mA
Byte Write and Global Write
Byte write operation is performed by using Byte Write enable
(BW) input combined with one or more individual byte write
signals (Bx). In addition, Global Write (GW) is available for
writing all bytes at one time, regardless of the Byte Write
control inputs.
Functional Description
Applications
The GS88418/36B is a 9,437,184-bit high performance
synchronous SRAM with a 2-bit burst address counter.
Although of a type originally developed for Level 2 Cache
applications supporting high performance CPUs, the device
now finds application in synchronous SRAM applications,
ranging from DSP main store to networking chip set support.
FLXDrive™
The ZQ pin allows selection between high drive strength (ZQ
low) for multi-drop bus applications and normal drive strength
(ZQ floating or high) point-to-point applications. See the
Output Driver Characteristics chart for details.
Controls
Addresses, data I/Os, chip enables (E1, in x18 version, E1 and
E2 in x36 version), address burst control inputs (ADSP,
ADSC, ADV), and write control inputs (Bx, BW, GW) are
synchronous and are controlled by a positive-edge-triggered
clock input (CK). Output enable (G) and power-down control
(ZZ) are asynchronous inputs. Burst cycles can be initiated
with either ADSP or ADSC inputs. In Burst mode, subsequent
burst addresses are generated internally and are controlled by
ADV. The burst address counter may be configured to count in
either linear or interleave order with the Linear Burst Order
Rev: 1.04 12/2000
1/25
Sleep Mode
Low power (Sleep mode) is attained through the assertion
(High) of the ZZ signal, or by stopping the clock (CK).
Memory data is retained during Sleep mode.
Core and Interface Voltages
The GS884B operates on a 3.3 V power supply and all inputs/
outputs are 3.3 V- and 2.5 V-compatible. Separate output
power (V
DDQ
) pins are used to decouple output noise from the
internal circuit.
© 2000, Giga Semiconductor, Inc.
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.

GS88436BT-166 Related Products

GS88436BT-166 GS88418BT-200 GS88418BT-180 GS88418BT-166 GS88418BT-166I GS88418BT-180I GS88436BT-166I GS88436BT-180I
Description Standard SRAM, 256KX36, 8.5ns, CMOS, PBGA119 Standard SRAM, 512KX18, 7.5ns, CMOS, PBGA119 Standard SRAM, 512KX18, 8ns, CMOS, PBGA119 Standard SRAM, 512KX18, 8.5ns, CMOS, PBGA119 Standard SRAM, 512KX18, 8.5ns, CMOS, PBGA119 Standard SRAM, 512KX18, 8ns, CMOS, PBGA119 Standard SRAM, 256KX36, 8.5ns, CMOS, PBGA119 Standard SRAM, 256KX36, 8ns, CMOS, PBGA119
Is it Rohs certified? incompatible incompatible incompatible incompatible incompatible incompatible incompatible incompatible
package instruction BGA, BGA119,7X17,50 BGA, BGA119,7X17,50 BGA, BGA119,7X17,50 BGA, BGA119,7X17,50 BGA, BGA119,7X17,50 BGA, BGA119,7X17,50 BGA, BGA119,7X17,50 BGA, BGA119,7X17,50
Reach Compliance Code compliant compliant compliant compliant compliant compliant compliant compliant
ECCN code 3A991.B.2.A 3A991.B.2.B 3A991.B.2.B 3A991.B.2.B 3A991.B.2.B 3A991.B.2.B 3A991.B.2.A 3A991.B.2.A
Maximum access time 8.5 ns 7.5 ns 8 ns 8.5 ns 8.5 ns 8 ns 8.5 ns 8 ns
Maximum clock frequency (fCLK) 166 MHz 200 MHz 180 MHz 166 MHz 166 MHz 180 MHz 166 MHz 180 MHz
I/O type COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON
JESD-30 code R-PBGA-B119 R-PBGA-B119 R-PBGA-B119 R-PBGA-B119 R-PBGA-B119 R-PBGA-B119 R-PBGA-B119 R-PBGA-B119
JESD-609 code e0 e0 e0 e0 e0 e0 e0 e0
memory density 9437184 bit 9437184 bit 9437184 bit 9437184 bit 9437184 bit 9437184 bit 9437184 bit 9437184 bit
Memory IC Type STANDARD SRAM STANDARD SRAM STANDARD SRAM STANDARD SRAM STANDARD SRAM STANDARD SRAM STANDARD SRAM STANDARD SRAM
memory width 36 18 18 18 18 18 36 36
Humidity sensitivity level 3 3 3 3 3 3 3 3
Number of terminals 119 119 119 119 119 119 119 119
word count 262144 words 524288 words 524288 words 524288 words 524288 words 524288 words 262144 words 262144 words
character code 256000 512000 512000 512000 512000 512000 256000 256000
Operating mode SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS
Maximum operating temperature 70 °C 70 °C 70 °C 70 °C 85 °C 85 °C 85 °C 85 °C
organize 256KX36 512KX18 512KX18 512KX18 512KX18 512KX18 256KX36 256KX36
Output characteristics 3-STATE 3-STATE 3-STATE 3-STATE 3-STATE 3-STATE 3-STATE 3-STATE
Package body material PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY
encapsulated code BGA BGA BGA BGA BGA BGA BGA BGA
Encapsulate equivalent code BGA119,7X17,50 BGA119,7X17,50 BGA119,7X17,50 BGA119,7X17,50 BGA119,7X17,50 BGA119,7X17,50 BGA119,7X17,50 BGA119,7X17,50
Package shape RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR
Package form GRID ARRAY GRID ARRAY GRID ARRAY GRID ARRAY GRID ARRAY GRID ARRAY GRID ARRAY GRID ARRAY
Parallel/Serial PARALLEL PARALLEL PARALLEL PARALLEL PARALLEL PARALLEL PARALLEL PARALLEL
power supply 2.5/3.3,3.3 V 2.5/3.3,3.3 V 2.5/3.3,3.3 V 2.5/3.3,3.3 V 2.5/3.3,3.3 V 2.5/3.3,3.3 V 2.5/3.3,3.3 V 2.5/3.3,3.3 V
Certification status Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified
Maximum standby current 0.04 A 0.04 A 0.04 A 0.04 A 0.06 A 0.06 A 0.06 A 0.06 A
Minimum standby current 3.14 V 3.14 V 3.14 V 3.14 V 3.14 V 3.14 V 3.14 V 3.14 V
Maximum slew rate 0.38 mA 0.45 mA 0.41 mA 0.38 mA 0.4 mA 0.43 mA 0.4 mA 0.43 mA
surface mount YES YES YES YES YES YES YES YES
technology CMOS CMOS CMOS CMOS CMOS CMOS CMOS CMOS
Temperature level COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL INDUSTRIAL INDUSTRIAL INDUSTRIAL INDUSTRIAL
Terminal surface Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb)
Terminal form BALL BALL BALL BALL BALL BALL BALL BALL
Terminal pitch 1.27 mm 1.27 mm 1.27 mm 1.27 mm 1.27 mm 1.27 mm 1.27 mm 1.27 mm
Terminal location BOTTOM BOTTOM BOTTOM BOTTOM BOTTOM BOTTOM BOTTOM BOTTOM
Maker - GSI Technology GSI Technology GSI Technology GSI Technology GSI Technology - -
Add a startup program to the itop4412 development board
[size=4]1. Write the code first, taking helloworld.c as an example, copy code 1 #include2 #include//What is this file? 3 main() 4 { 5 int i = 0; 6 while(1) 7 { 8 sleep(2); 9 printf("hell0 world!"); 10...
Aguilera DSP and ARM Processors
Study the A5 instruction of 8051
[i=s]This post was last edited by wsmysyn on 2017-10-5 23:39[/i] [font=Tahoma][color=#ff0000][b]Motivation:[/b][/color][/font] [font=Tahoma]Some time ago, I saw a great guy in the forum working on a d...
wsmysyn Integrated technical exchanges
Noise Problem
-------------------------------------------------------------------------------- My radio is cl6017s. When it listens to the radio, there is always a rhythmic beeping noise similar to the one-chip com...
eekingking Embedded System
IWR1642 Vehicle Occupant Detection Routine Problem
When I was running the vehicle occupant detection routine with IWR1642 It will prompt [Warning: Unexpected warning: A timeout occurred before the Terminator was reached.]At the same time, I see that t...
夏微微咿呀哟 Special Edition for Assessment Centres
Discussion on the usage and programming of I2C chips
I have recently come across the I2C chip 24LC128. What do the high and low levels of A0, A1, and A2 mean? Also, the software used for I2C bus programming and how to control other devices connected to ...
dirty Analog electronics
AD633 Applications
[i=s] This post was last edited by dontium on 2015-1-23 13:12 [/i] Please help me take a look. A multiplication circuit built with AD633 realizes the multiplication of two Zhengxuan signals. The sine ...
g200407331 Analogue and Mixed Signal

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1907  2151  2008  93  2907  39  44  41  2  59 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号