EEWORLDEEWORLDEEWORLD

Part Number

Search

PT7V4050TACGA22.1184/16.000

Description
PLL/Frequency Synthesis Circuit,
CategoryAnalog mixed-signal IC    The signal circuit   
File Size156KB,7 Pages
ManufacturerDiodes Incorporated
Download Datasheet Parametric View All

PT7V4050TACGA22.1184/16.000 Overview

PLL/Frequency Synthesis Circuit,

PT7V4050TACGA22.1184/16.000 Parametric

Parameter NameAttribute value
Objectid4000515096
package instructionDIP-16
Reach Compliance Codecompliant
Other featuresSEATED HEIGHT CALCULATED
Analog Integrated Circuits - Other TypesPHASE DETECTOR
JESD-30 codeR-PDIP-T16
length20.32 mm
Number of functions1
Number of terminals16
Maximum operating temperature70 °C
Minimum operating temperature
Package body materialPLASTIC/EPOXY
encapsulated codeDIP
Package shapeRECTANGULAR
Package formIN-LINE
Maximum seat height4.58 mm
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)4.5 V
Nominal supply voltage (Vsup)5 V
surface mountNO
Temperature levelCOMMERCIAL
Terminal formTHROUGH-HOLE
Terminal pitch2.54 mm
Terminal locationDUAL
width7.62 mm
Data Sheet
PT7V4050
PLL with quartz stabilized VCXO
|||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
Features
PLL with quartz stabilized VCXO
Loss of signals alarm
Return to nominal clock upon LOS
Input data rates from 8 kb/s to 65 Mb/s
Tri-state output
User defined PLL loop response
NRZ data compatible
Single +5.0V power supply
Description
The device is composed of a phase-lock loop with an
integrated VCXO for use in clock recovery, data re-
timing, frequency translation and clock smoothing
applications in telecom and datacom systems.
Crystal Frequencies Supported: 12.000~50.000 MHz.
Block Diagram
CLKIN
DATAIN
HIZ
Phase Detector &
Loss Of Signal
Circuit
RCLK
RDATA
LOS
PHO
VC
LOSIN
CLK1
VCXO
Divider
CLK2
OPN
Op
Amp
OPOUT
OPP
Ordering Information
PT7V4050
Device Type
16-pin clock recoverymodule
PackageLeads
T: Thru-Hole
G: Surface Mount
CLK2 Divider
A: Divide by 2 E: Divide by 32
B: Divide by 4 F: Divide by 64
C: Divide by 8 G: Divide by 128
D: Divide by 16 H: Divide by 256
K: Disable
T
B
C
G
A
49.408 / 12.352
CLK2 Frequency
CLK1 Frequency
A: 5.0V supply voltage
B: 3.3V supply voltage
C:
±
20ppm
F:
±
32ppm
G:
±
50ppm
H:
±
100ppm
Temperature Range
C: 0
°
C to 70
°
C
T: -40
°
C to 85
°
C
12.000
16.128
18.432
22.579
28.000
34.368
44.736
Frequencies using at CLK1 (MHz)
12.288
12.624
13.00
16.384
16.777
16.896
18.936
20.000
20.480
24.576
24.704
25.000
30.720
32.000
32.768
38.880
40.000
41.2416
47.457
49.152
49.408
19.440
35.328
16.000
17.920
22.1184
27.000
33.330
41.943
50.000
40.960
Note:
CLK1 up to 40.960MHz for both 5V and
3.3V for temperature -40oC to 85 oC; CLK1 up to
50MHz for both 5V and 3.3V for temperature 0oC to 70oC.
PT0125(02/06)
1
Ver:2
Let's play with Raspberry Pi 3+. If you want to do your work well, you must first sharpen your tools.
[i=s]This post was last edited by shenlan1986 on 2016-11-4 21:47[/i] The Raspberry Pi has been installed. The normal boot is only the first step of a long journey. In order to improve the user experie...
shenlan1986 Embedded System
More than 90 people from a research institute in Hefei, Chinese Academy of Sciences, resigned collectively. The personnel department said: They were poached
In response to media reports that more than 90 researchers from the Institute of Nuclear Energy Safety Technology of the Chinese Academy of Sciences (hereinafter referred to as the "Nuclear Safety Ins...
eric_wang Talking
【KW41z】Access the Thread network terminal from the public network to turn on the lights
[i=s]This post was last edited by ljj3166 on 2017-7-5 11:26[/i] Using the external network to access the Thread network is a very important part of the original poster's idea. The terminals of the Thr...
ljj3166 NXP MCU
74 series IP packaging based on FPGA vivado 2017.2
74 Series IP Packaging Experiment Guide Based on FPGA Vivado 2017.2 1. Experimental Purpose Master two ways to package IP: GUI and Tcl 2. Experimental Content This experimental guide takes 74LS00 IP p...
大辉哥0614 FPGA/CPLD
09 National Competition E Question Advanced Discussion Group 9742194
[i=s] This post was last edited by paulhyde on 2014-9-15 09:04 [/i] 09 National Competition E Question Discussion Group 9742194 Charger [[i] This post was last edited by bailong39 on 2009-9-2 11:53 [/...
bailong39 Electronics Design Contest
How should the separated high-bit ADC acquisition board and sensor front-end board be connected?
As shown in the figure below, the distance between the left PCB and the right PCB is about 10cm. What method should be used to connect them? I thought about using the SMA interface and connecting them...
littleshrimp Analog electronics

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2666  106  2473  1201  102  54  3  50  25  21 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号