5SGXMA5K2F40I2LN datasheet, PDF

Datasheet> All Categories > semiconductor> Other integrated circuit (IC)> 5SGXMA5K2F40I2LN

5SGXMA5K2F40I2LN: Descriptionfpga - field programmable gate array fpga - stratix V GX 2304 labs 696 ios; Categorysemiconductor Other integrated circuit (IC); File Size406KB，21 Pages; ManufacturerAltera (Intel); Environmental Compliance

Download Datasheet Parametric View All

5SGXMA5K2F40I2LN Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	5SGXMA5K2F40I2LN	-	-	View	Buy Now

5SGXMA5K2F40I2LN Overview

fpga - field programmable gate array fpga - stratix V GX 2304 labs 696 ios

5SGXMA5K2F40I2LN Parametric

Parameter Name	Attribute value
Manufacture	Alte
Product Category	FPGA - Field Programmable Gate Array
RoHS	Yes
Produc	Stratix V GX
Number of Logic Elements	490000
Number of Logic Array Blocks - LABs	185000
Total Memory	50.65 Mbi
Number of I/Os	696
Operating Supply Voltage	0.85 V
Maximum Operating Temperature	+ 85 C
Mounting Style	SMD/SMT
Package / Case	FBGA-1517
Data Rate	14.1 Gbps
Embedded Block RAM - EBR	5.65 Mbi
Minimum Operating Temperature	- 40 C
Number of Transceivers	36
Packaging	Tray
Factory Pack Quantity	21

Preview

Download Datasheet

View All

2014.04.08

Stratix V Device Overview

Send Feedback

SV51001

Many of the Stratix

V devices and features are enabled in the Quartus

II software version 13.0. The

remaining devices and features will be enabled in future versions of the Quartus II software.

Altera’s 28-nm Stratix V FPGAs include innovations such as an enhanced core architecture, integrated

transceivers up to 28.05 gigabits per second (Gbps), and a unique array of integrated hard intellectual property

(IP) blocks. With these innovations, Stratix V FPGAs deliver a new class of application-targeted devices

optimized for:

• Bandwidth-centric applications and protocols, including PCI Express

(PCIe

) Gen3

• Data-intensive applications for 40G/100G and beyond

• High-performance, high-precision digital signal processing (DSP) applications

Stratix V devices are available in four variants (GT, GX, GS, and E), each targeted for a different set of

applications. For higher volume production, you can prototype with Stratix V FPGAs and use the low-risk,

low-cost path to HardCopy

V ASICs.

Related Information

•

Stratix V Device Handbook: Known Issues

Lists the planned updates to the

Stratix V Device Handbook

chapters.

•

Upcoming Stratix V Device Features

Stratix V Family Variants

The Stratix V device family contains the GT, GX, GS, and E variants.

Stratix V GT

devices, with both 28.05-Gbps and 12.5-Gbps transceivers, are optimized for applications that

require ultra-high bandwidth and performance in areas such as 40G/100G/400G optical communications

systems and optical test systems. 28.05-Gbps and 12.5-Gbps transceivers are also known as GT and GX

channels, respectively.

Stratix V GX

devices offer up to 66 integrated transceivers with 14.1-Gbps data rate capability. These

transceivers also support backplane and optical interface applications. These devices are optimized for high-

performance, high-bandwidth applications such as 40G/100G optical transport, packet processing, and

traffic management found in wireline, military communications, and network test equipment markets.

Stratix V GS

devices have an abundance of variable precision DSP blocks, supporting up to 3,926 18x18 or

1,963 27x27 multipliers. In addition, Stratix V GS devices offer integrated transceivers with 14.1-Gbps data

rate capability. These transceivers also support backplane and optical interface applications. These devices

and logos are trademarks of Altera Corporation and registered in the U.S. Patent and Trademark Office and in other countries. All other

words and logos identified as trademarks or service marks are the property of their respective holders as described at

www.altera.com/common/legal.html.

Altera warrants performance of its semiconductor products to current specifications in accordance with

Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes

no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly

agreed to in writing by Altera. Altera customers are advised to obtain the latest version of device specifications before relying on any published

information and before placing orders for products or services.

ISO

9001:2008

Registered

www.altera.com

101 Innovation Drive, San Jose, CA 95134

Recommended Resources

Same line automatic recording appender circuit diagram

Interface circuit between thyristor and operational amplifier

TA7666,67 internal circuit and application circuit

Touch-type delay circuit using digital circuits (5)

High pressure natural gas stop valve drive circuit diagram

Circuit diagram starting from 0V

How to determine whether the five-way key is pressed continuously?: How to judge whether it is pressed continuously? For example, after pressing "up" continuously, a reaction is made; after pressing "left" continuously, a reaction is made. Thank you...; jiangsh ARM Technology

Questions about Cyclone4 clock tree?: Cyclone4 clock tree C6 level can reach 500MHz,but its pll, ram, dsp and other modules do not reach 500MHz.So where is this 500MHz reflected? Where can this 500MHz be used? ? ?...; wgang0224 FPGA/CPLD

[Repost] The Large Hadron Collider is restarted and is expected to discover the God particle: [b]Beijing time, February 23 news, according to the National Geographic website, the director of the Large Hadron Collider (LHC) project said that the collider will be put back into operation as early...; 逍遥 Embedded System

【Book Collection】Basics of Microwave Technology——Experiment (Xiamen University): ...; wzt RF/Wirelessly

[Mill Edge AI Computing Box FZ5 Review] Pynq Framework - Helloworld!: This time, we will conduct the first routine of the PYNQ framework. This routine will use two methods to achieve image scaling. The most classic algorithm for image scaling is bilinear interpolation, ...; zzx1997 Embedded System

pybNano development board added to uf2-stm32f: Added support for the pybNano v2 development board in the UF2 bootloader of the STM32F4.https://github.com/mmoskal/uf2-stm32f/t ... /pybnanov2If you don't want to compile it yourself, you can use the ...; dcexpert MicroPython Open Source section

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components