5SGXMB5R2F43I3LN datasheet, PDF

Datasheet> All Categories > Programmable logic devices> Programmable logic> 5SGXMB5R2F43I3LN

5SGXMB5R2F43I3LN: Descriptionfpga - field programmable gate array fpga - stratix V GX 2100 labs 600 ios; CategoryProgrammable logic devices Programmable logic; File Size406KB，21 Pages; ManufacturerAltera (Intel); Environmental Compliance

Download Datasheet Parametric View All

5SGXMB5R2F43I3LN Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	5SGXMB5R2F43I3LN	-	-	View	Buy Now

5SGXMB5R2F43I3LN Overview

fpga - field programmable gate array fpga - stratix V GX 2100 labs 600 ios

5SGXMB5R2F43I3LN Parametric

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Maker	Altera (Intel)
package instruction	FBGA-1760
Reach Compliance Code	compliant
JESD-30 code	S-PBGA-B1760
length	42.5 mm
Configurable number of logic blocks	18500
Number of entries	600
Number of logical units	490000
Output times	600
Number of terminals	1760
Maximum operating temperature	100 °C
Minimum operating temperature	-40 °C
organize	18500 CLBS
Package body material	PLASTIC/EPOXY
encapsulated code	BGA
Encapsulate equivalent code	BGA1760,42X42,40
Package shape	SQUARE
Package form	GRID ARRAY
power supply	0.85,1.5,2.5,2.5/3,1.2/3 V
Programmable logic type	FIELD PROGRAMMABLE GATE ARRAY
Certification status	Not Qualified
Maximum seat height	3.4 mm
Maximum supply voltage	0.88 V
Minimum supply voltage	0.82 V
Nominal supply voltage	0.85 V
surface mount	YES
technology	CMOS
Temperature level	INDUSTRIAL
Terminal form	BALL
Terminal pitch	1 mm
Terminal location	BOTTOM
width	42.5 mm

Preview

Download Datasheet

View All

2014.04.08

Stratix V Device Overview

Send Feedback

SV51001

Many of the Stratix

V devices and features are enabled in the Quartus

II software version 13.0. The

remaining devices and features will be enabled in future versions of the Quartus II software.

Altera’s 28-nm Stratix V FPGAs include innovations such as an enhanced core architecture, integrated

transceivers up to 28.05 gigabits per second (Gbps), and a unique array of integrated hard intellectual property

(IP) blocks. With these innovations, Stratix V FPGAs deliver a new class of application-targeted devices

optimized for:

• Bandwidth-centric applications and protocols, including PCI Express

(PCIe

) Gen3

• Data-intensive applications for 40G/100G and beyond

• High-performance, high-precision digital signal processing (DSP) applications

Stratix V devices are available in four variants (GT, GX, GS, and E), each targeted for a different set of

applications. For higher volume production, you can prototype with Stratix V FPGAs and use the low-risk,

low-cost path to HardCopy

V ASICs.

Related Information

•

Stratix V Device Handbook: Known Issues

Lists the planned updates to the

Stratix V Device Handbook

chapters.

•

Upcoming Stratix V Device Features

Stratix V Family Variants

The Stratix V device family contains the GT, GX, GS, and E variants.

Stratix V GT

devices, with both 28.05-Gbps and 12.5-Gbps transceivers, are optimized for applications that

require ultra-high bandwidth and performance in areas such as 40G/100G/400G optical communications

systems and optical test systems. 28.05-Gbps and 12.5-Gbps transceivers are also known as GT and GX

channels, respectively.

Stratix V GX

devices offer up to 66 integrated transceivers with 14.1-Gbps data rate capability. These

transceivers also support backplane and optical interface applications. These devices are optimized for high-

performance, high-bandwidth applications such as 40G/100G optical transport, packet processing, and

traffic management found in wireline, military communications, and network test equipment markets.

Stratix V GS

devices have an abundance of variable precision DSP blocks, supporting up to 3,926 18x18 or

1,963 27x27 multipliers. In addition, Stratix V GS devices offer integrated transceivers with 14.1-Gbps data

rate capability. These transceivers also support backplane and optical interface applications. These devices

and logos are trademarks of Altera Corporation and registered in the U.S. Patent and Trademark Office and in other countries. All other

words and logos identified as trademarks or service marks are the property of their respective holders as described at

www.altera.com/common/legal.html.

Altera warrants performance of its semiconductor products to current specifications in accordance with

Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes

no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly

agreed to in writing by Altera. Altera customers are advised to obtain the latest version of device specifications before relying on any published

information and before placing orders for products or services.

ISO

9001:2008

Registered

www.altera.com

101 Innovation Drive, San Jose, CA 95134

Recommended Resources

Digital linearization circuit that can set linear characteristics arbitrarily

Infrared anti-theft alarm circuit

Household timer reminder circuit

Touch power supply circuit diagram 2 composed of L200

Magnetic sensor amplifier circuit

555 household electric heating and humidity control circuit

HPI communication issues with DSP: I'm debugging the communication between STM32 and DSP using HPI, but it doesn't work. The reading and writing are not correct. I wrote the program according to the reading and writing timing given in ...; 奔跑的蜗牛 DSP and ARM Processors

Digital tube display: I am a beginner! Please help me. module LED(data,sel);output[7:0] data;output[7:0] sel;wire [7:0] data; wire [7:0] sel; assign sel=8'b11111111; //Open all bit selections assign data=8'b00000000; endmo...; 南盗 FPGA/CPLD

Looking for official information on JEDEC JESD204B.: I'm looking for the official data of JEDEC JESD204B. I downloaded the reference design from ADI. But the official data of JESD204B is hard to find. Please help me find one, thank you!...; murongyu ADI Reference Circuit

Small question about max232CPE: I used max232cpe to make a serial burner, mainly to burn STC51 microcontroller, but it just doesn't work. I saw in max232 that the capacitors around max232 are 1u, and the capacitors used by max232A a...; spurray Embedded System

Why can't DirectDraw be used on WinCE?: My development environment is VS2005, and I use PocketPC2003. The code is as follows: #include "ddraw.h" #pragma comment(lib,"ddraw.lib") [i]...... IDirectDraw* pclDirectDraw; if (FAILED(DirectDrawCre...; madcow Embedded System

PCI2040+DSP no interrupt response: I set the HPIC register to 0x0B0B in my dsp, which generates a HINT interrupt, but the HINT pin is always high when I use a meter to measure it. Do I need to make relevant settings in the Interrupt Ev...; yangruizi Embedded System

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components