LAE3-17EA-6FN484E datasheet, PDF

Datasheet> All Categories > semiconductor> Other integrated circuit (IC)> LAE3-17EA-6FN484E

LAE3-17EA-6FN484E: Descriptionfpga - field programmable gate array latticeecp3 auto 17k luts, 1.2V; Categorysemiconductor Other integrated circuit (IC); File Size9MB，124 Pages; ManufacturerAll Sensors; Environmental Compliance

Download Datasheet Parametric Compare View All

LAE3-17EA-6FN484E Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	LAE3-17EA-6FN484E	-	-	View	Buy Now

LAE3-17EA-6FN484E Overview

fpga - field programmable gate array latticeecp3 auto 17k luts, 1.2V

LAE3-17EA-6FN484E Parametric

Parameter Name	Attribute value
Manufacture	Lattice
Product Category	FPGA - Field Programmable Gate Array
RoHS	Yes
Produc	ECP3
Number of Logic Elements	17000
Number of Logic Array Blocks - LABs	2125
Total Memory	736 kbi
Number of I/Os	222
Operating Supply Voltage	1.2 V
Maximum Operating Temperature	+ 125 C
Mounting Style	SMD/SMT
Package / Case	FPBGA-484
Distributed RAM	36 kbi
Embedded Block RAM - EBR	700 kbi
Maximum Operating Frequency	375 MHz
Minimum Operating Temperature	- 40 C
Number of Gates	17 k
Operating Supply Curre	49.4 mA
Factory Pack Quantity	60

Preview

Download Datasheet

View All

LA-LatticeECP3 Automotive Family Data Sheet

Advance DS1041 Version 01.1, April 2014

Introduction

LA-LatticeECP3 Automotive Family Data Sheet

Table 1-1. LA-LatticeECP3 Family Selection Guide

Device

LUTs (K)

sysMEM Blocks (18Kbits)

Embedded Memory (Kbits)

Distributed RAM Bits (Kbits)

18X18 Multipliers

SERDES (Quad)

PLLs/DLLs

Package / Status

328 csBGA (10x10 mm) / Advanced

256 ftBGA (17x17 mm) / Preliminary

484 fpBGA (23x23 mm) / Preliminary

672 fpBGA (27x27 mm) / Preliminary

LA-ECP3-17

700

2/2

Packages and SERDES Channels/ I/O Combinations

LA-ECP3-17

2/116

4/133

4/222

4/133

4/295

4/310

LA-ECP3-35

1327

4/2

Introduction

The LA-LatticeECP3 automotive FPGA devices are optimized to deliver high performance features such as an

enhanced DSP architecture, high speed SERDES and high speed source synchronous interfaces in an economical

FPGA fabric. This combination is achieved through advances in device architecture and the use of 65nm technology

making the devices suitable for high-volume, high-speed, low-cost applications.

The LA-LatticeECP3 device family expands look-up-table (LUT) capacity to 35K logic elements and supports up to

310 user I/Os. The LA-LatticeECP3 device family also offers up to 64 18x18 multipliers and a wide range of parallel

I/O standards.

The LA-LatticeECP3 FPGA fabric is optimized with high performance and low cost in mind. The LA-LatticeECP3

devices utilize reconfigurable SRAM logic technology and provide popular building blocks such as LUT-based logic,

distributed and embedded memory, Phase Locked Loops (PLLs), Delay Locked Loops (DLLs), pre-engineered

source synchronous I/O support, enhanced sysDSP slices and advanced configuration support, including encryption

and dual-boot capabilities.

The pre-engineered source synchronous logic implemented in the LA-LatticeECP3 device family supports a broad

range of interface standards, including DDR3, XGMII and 7:1 LVDS.

The LA-LatticeECP3 device family also features high speed SERDES with dedicated PCS functions. High jitter toler-

ance and low transmit jitter allow the SERDES plus PCS blocks to be configured to support an array of popular data

protocols including PCI Express, SMPTE, Ethernet (XAUI, GbE, and SGMII) and CPRI. Transmit Pre-emphasis and

Receive Equalization settings make the SERDES suitable for transmission and reception over various forms of

media.

The LA-LatticeECP3 devices also provide flexible, reliable and secure configuration options, such as dual-boot capa-

bility, bitstream encryption, and TransFR field upgrade features.

The Lattice Diamond

design software allows large complex designs to be efficiently implemented using the LA-

LatticeECP3 FPGA family. Synthesis library support for LA-LatticeECP3 is available for popular logic synthesis tools.

Diamond tools use the synthesis tool output along with the constraints from its floor planning tools to place and route

the design in the LA-LatticeECP3 device. The tools extract the timing from the routing and back-annotate it into the

design for timing verification.

Lattice provides many pre-engineered IP (Intellectual Property) modules for the LA-LatticeECP3 family. By using

these configurable soft core IPs as standardized blocks, designers are free to concentrate on the unique aspects of

their design, increasing their productivity.

1-2

LA-LatticeECP3 Automotive Family Data Sheet

Architecture

June 2013

Advance Data Sheet DS1041

Architecture Overview

Each LA-LatticeECP3 device contains an array of logic blocks surrounded by Programmable I/O Cells (PIC). Inter-

spersed between the rows of logic blocks are rows of sysMEM™ Embedded Block RAM (EBR) and rows of sys-

DSP™ Digital Signal Processing slices, as shown in Figure 2-1. The LA-LatticeECP3 devices have two rows of

DSP slices. In addition, the LA-LatticeECP3 family contains SERDES Quads on the bottom of the device.

There are two kinds of logic blocks, the Programmable Functional Unit (PFU) and Programmable Functional Unit

without RAM (PFF). The PFU contains the building blocks for logic, arithmetic, RAM and ROM functions. The PFF

block contains building blocks for logic, arithmetic and ROM functions. Both PFU and PFF blocks are optimized for

flexibility, allowing complex designs to be implemented quickly and efficiently. Logic Blocks are arranged in a two-

dimensional array. Only one type of block is used per row.

The LA-LatticeECP3 devices contain one or more rows of sysMEM EBR blocks. sysMEM EBRs are large, dedi-

cated 18Kbit fast memory blocks. Each sysMEM block can be configured in a variety of depths and widths as RAM

or ROM. In addition, LA-LatticeECP3 devices contain up to two rows of DSP slices. Each DSP slice has multipliers

and adder/accumulators, which are the building blocks for complex signal processing capabilities.

The LA-LatticeECP3 devices feature up to 4 embedded 3.2Gbps SERDES (Serializer / Deserializer) channels.

Each SERDES channel contains independent 8b/10b encoding / decoding, polarity adjust and elastic buffer logic.

Each group of four SERDES channels, along with its Physical Coding Sub-layer (PCS) block, creates a quad. The

functionality of the SERDES/PCS quads can be controlled by memory cells set during device configuration or by

registers that are addressable during device operation. The registers in the quad can be programmed via the

SERDES Client Interface (SCI). This quad is located at the bottom of the devices.

Each PIC block encompasses two PIOs (PIO pairs) with their respective sysI/O buffers. The sysI/O buffers of the

LA-LatticeECP3 devices are arranged in seven banks, allowing the implementation of a wide variety of I/O stan-

dards. In addition, a separate I/O bank is provided for the programming interfaces. 50% of the PIO pairs on the left

and right edges of the device can be configured as LVDS transmit/receive pairs. The PIC logic also includes pre-

engineered support to aid in the implementation of high speed source synchronous standards such as XGMII, 7:1

LVDS, along with memory interfaces including DDR3.

Other blocks provided include PLLs, DLLs and configuration functions. The LA-LatticeECP3 architecture provides

two Delay Locked Loops (DLLs) and up to four Phase Locked Loops (PLLs). The PLL and DLL blocks are located

at the end of the EBR/DSP rows.

The configuration block that supports features such as configuration bit-stream decryption, transparent updates

and dual-boot support is located toward the center of this EBR row. Every device in the LA-LatticeECP3 family sup-

ports a sysCONFIG™ port located in the corner between banks one and two, which allows for serial or parallel

device configuration.

In addition, every device in the family has a JTAG port. This family also provides an on-chip oscillator and soft error

detect capability. The LA-LatticeECP3 devices use 1.2V as their core voltage.

or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.

www.latticesemi.com

2-1

DS1041

Architecture_01.0

LAE3-17EA-6FN484E Related Products

	LAE3-17EA-6FN484E	LAE3-35EA-6LFN672E	LAE3-35EA-6LFN484E	LAE3-35EA-6FN672E	LAE3-35EA-6FN484E	LAE3-35EA-6LFTN256E	LAE3-17EA-6FTN256E	LAE3-17EA-6LFTN256E	LAE3-17EA-6LFN484E	LAE3-17EA-6MG328E
Description	fpga - field programmable gate array latticeecp3 auto 17k luts, 1.2V	fpga - field programmable gate array latticeecp3 auto 34k luts, 1.2V	fpga - field programmable gate array latticeecp3 auto 34k luts, 1.2V	fpga - field programmable gate array latticeecp3 auto 34k luts, 1.2V	fpga - field programmable gate array latticeecp3 auto 34k luts, 1.2V	fpga - field programmable gate array latticeecp3 auto 34k luts, 1.2V	fpga - field programmable gate array latticeecp3 auto 17k luts, 1.2V	fpga - field programmable gate array latticeecp3 auto 17k luts, 1.2V	fpga - field programmable gate array latticeecp3 auto 17k luts, 1.2V	fpga - field programmable gate array latticeecp3 auto 17k luts, 1.2V
Manufacture	Lattice	Lattice	Lattice	Lattice	Lattice	Lattice	Lattice	Lattice	Lattice	Lattice
Product Category	FPGA - Field Programmable Gate Array	FPGA - Field Programmable Gate Array	FPGA - Field Programmable Gate Array	FPGA - Field Programmable Gate Array	FPGA - Field Programmable Gate Array	FPGA - Field Programmable Gate Array	FPGA - Field Programmable Gate Array	FPGA - Field Programmable Gate Array	FPGA - Field Programmable Gate Array	FPGA - Field Programmable Gate Array
Produc	ECP3	ECP3	ECP3	ECP3	ECP3	ECP3	ECP3	ECP3	ECP3	ECP3
Number of Logic Elements	17000	33000	33000	33000	33000	33000	17000	17000	17000	17000
Number of Logic Array Blocks - LABs	2125	4125	4125	4125	4125	4125	2125	2125	2125	2125
Total Memory	736 kbi	1395 kbi	1395 kbi	1395 kbi	1395 kbi	1395 kbi	736 kbi	736 kbi	736 kbi	736 kbi
Number of I/Os	222	310	295	310	295	133	133	133	222	116
Operating Supply Voltage	1.2 V	1.2 V	1.2 V	1.2 V	1.2 V	1.2 V	1.2 V	1.2 V	1.2 V	1.2 V
Maximum Operating Temperature	+ 125 C	+ 125 C	+ 125 C	+ 125 C	+ 125 C	+ 125 C	+ 125 C	+ 125 C	+ 125 C	+ 125 C
Mounting Style	SMD/SMT	SMD/SMT	SMD/SMT	SMD/SMT	SMD/SMT	SMD/SMT	SMD/SMT	SMD/SMT	SMD/SMT	SMD/SMT
Package / Case	FPBGA-484	FPBGA-672	FPBGA-484	FPBGA-672	FPBGA-484	ftBGA-256	ftBGA-256	ftBGA-256	FPBGA-484	CSBGA-328
Distributed RAM	36 kbi	68 kbi	68 kbi	68 kbi	68 kbi	68 kbi	36 kbi	36 kbi	36 kbi	36 kbi
Embedded Block RAM - EBR	700 kbi	1327 kbi	1327 kbi	1327 kbi	1327 kbi	1327 kbi	700 kbi	700 kbi	700 kbi	700 kbi
Maximum Operating Frequency	375 MHz	375 MHz	375 MHz	375 MHz	375 MHz	375 MHz	375 MHz	375 MHz	375 MHz	375 MHz
Minimum Operating Temperature	- 40 C	- 40 C	- 40 C	- 40 C	- 40 C	- 40 C	- 40 C	- 40 C	- 40 C	- 40 C
Number of Gates	17 k	33 k	33 k	33 k	33 k	33 k	17 k	17 k	17 k	17 k
Operating Supply Curre	49.4 mA	29.8 mA	29.8 mA	49.4 mA	49.4 mA	29.8 mA	49.4 mA	29.8 mA	29.8 mA	49.4 mA
Factory Pack Quantity	60	40	60	40	60	90	90	90	60	168
RoHS	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	-

Recommended Resources

"clairvoyance" charger circuit diagram

The fourth long-delay circuit using integrated circuits

Torque motor thyristor AC speed regulation circuit 2

Scanning phone subscriber extender circuit diagram

Analog signal isolation circuit composed of optocoupler

Emitter-coupled bistable circuit for improved sensitivity

Do you understand Geely Group's new logo?: [color=#333333][font=Tahoma, Helvetica, SimSun, sans-serif][size=14px][font="]On the eve of the auto show on April 18th[/font][/size][/font][/color][font=rgb(51, 51, 51)][font=Tahoma, Helvetica, SimSu...; 什么鬼魅 Automotive Electronics

I'm wondering if anyone has used a similar switch?: [i=s]This post was last edited by Alex1126 on 2020-3-8 11:13[/i]Now there is a demand: the equipment is powered by 9-32V DC, and the equipment is small and there is no space to install a switch. I wan...; Alex1126 Integrated technical exchanges

Currently bidding: Zhou Ligong TinyM0 September 14th 12:00-September 15th 11:59: [size=4][color=#ff0000][b]Bidding dynamics: Starting price 1000 core coins[/b][/color][/size] [hr][size=4] This event is supported by [url=https://bbs.eeworld.com.cn/thread-511067-1-1.html]EEWORLD Dev...; okhxyyo Talking

【Signal Processing】Implementation and application of a radar general signal processing system: Abstract: In view of the respective advantages of FPGA and DSP, FPGA+DSP signal processing architecture has become a common structure of signal processing systems. However, the current processing plat...; cillyfly FPGA/CPLD

Some issues of microblaze: Is there any tutorial for building a project? I built it according to the tutorial on the official website (I used ise13.1), but I was frustrated. The following problems I encountered: 1. Header file ...; 乱起东城 FPGA/CPLD

Analog multiplier (checked): [i=s] This post was last edited by Xin Xin on 2018-4-8 22:59 [/i] [b][color=#008000]I actually never picked up this thing later. [/color][/b] [color=#008000][b]But, there is no need to think about it....; 辛昕 Analog electronics

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components