SIT9045AM-73Q30SGA150.000000 datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> SIT9045AM-73Q30SGA150.000000

SIT9045AM-73Q30SGA150.000000: DescriptionLVCMOS Output Clock Oscillator, 150MHz Nom, PQFN, 4 PIN; CategoryPassive components oscillator; File Size789KB，13 Pages; ManufacturerSiTime; Environmental Compliance

Download Datasheet Parametric View All

SIT9045AM-73Q30SGA150.000000 Overview

LVCMOS Output Clock Oscillator, 150MHz Nom, PQFN, 4 PIN

SIT9045AM-73Q30SGA150.000000 Parametric

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Objectid	145139285527
package instruction	SOLCC4,.08,37
Reach Compliance Code	unknown
Other features	STANDBY; ENABLE/DISABLE FUNCTION
maximum descent time	2 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Installation features	SURFACE MOUNT
Number of terminals	4
Nominal operating frequency	150 MHz
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Oscillator type	LVCMOS
Output load	15 pF
Maximum output low current	4 mA
Encapsulate equivalent code	SOLCC4,.08,37
physical size	2.0mm x 1.6mm x 0.85mm
longest rise time	2 ns
Filter level	AEC-Q100
Maximum supply voltage	3.3 V
Minimum supply voltage	2.7 V
Nominal supply voltage	3 V
surface mount	YES
maximum symmetry	57/43 %
Terminal surface	Nickel/Palladium/Gold (Ni/Pd/Au)

SIT9045AM-73Q30SGA150.000000 Preview

SiT9045

AEC-Q100, 1 to 150 MHz EMI Reduction Oscillator

Features

◼

Applications

◼

Best acceleration sensitivity of 0.1 ppb/g

Spread spectrum for EMI reduction

▪

Wide spread % option



Center spread: from ±0.125% to ±2%, ±0.125% step size



Down spread: -0.25% to -4% with -0.25% step size

▪

Spread profile option: Triangular, Hershey-kiss, Random

Programmable rise/fall time for EMI reduction: 8 options,

0.25 to 40 ns

Extended temperature range (-55°C to 125°C)

Any frequency between 1 MHz and 150 MHz accurate to

6 decimal places

100% pin-to-pin drop-in replacement to quartz-based XO’s

Excellent total frequency stability as low as ±25 ppm

Low power consumption of 6.6 mA typical at 1.8V

Pin1 modes: Standby, output enable, or spread disable

LVCMOS output

Industry-standard packages

▪

QFN: 2.0 x 1.6 mm

, 2.5 x 2.0 mm

, 3.2 x 2.5 mm

RoHS and REACH compliant, Pb-free, Halogen-free and

Antimony-free

Avionics systems

Field communication systems

Telemetry applications

Electrical Specifications

Table 1. Electrical Characteristics

All Min and Max limits are specified over temperature and rated operating voltage with 15 pF output load unless otherwise

stated. Typical values are at 25°C and 3.3V supply voltage.

Parameters

Symbol

Min.

Typ.

–

Max.

Unit

Condition

Frequency Range

Output Frequency Range

150

MHz

Frequency Stability and Aging

Frequency Stability

[1]

F_stab

-25

-50

+25

+50

ppm

Inclusive of initial tolerance at 25°C, 1st year aging at 25°C, and

variations over operating temperature, rated power supply voltage.

Spread = Off.

Operating Temperature Range

Operating Temperature

Range

T_use

-40

-55

–

+85

+105

+125

°C

AEC-Q100 Grade 3

AEC-Q100 Grade 2

AEC-Q100 Grade 1

Extended cold AEC-Q100 Grade 1

Supply Voltage and Current Consumption

Supply Voltage

Vdd

1.62

2.25

2.52

2.7

2.97

2.25

Current Consumption

Idd

–

OE Disable Current

I_OD

–

Standby Current

I_std

–

1.8

2.5

2.8

3.0

3.3

–

7.9

6.6

5.3

5.0

2.6

0.6

1.98

2.75

3.08

3.3

3.63

9.5

8.0

6.5

6.0

9.0

5.0

A

No load condition, f = 148.5 MHz, Vdd = 2.5V to 3.3V

No load condition, f = 148.5 MHz, Vdd = 1.8V

f = 148.5 MHz, Vdd = 2.5V to 3.3V, OE = GND, Output in high-Z state

f = 148.5 MHz, Vdd = 1.8V, OE = GND, Output in high-Z state

= GND, Vdd = 2.5V to 3.3V, Output is weakly pulled down

= GND, Vdd = 1.8V, Output is weakly pulled down

Rev 1.01

August 13, 2020

www.sitime.com

SiT9045

AEC-Q100, 1 to 150 MHz EMI Reduction Oscillator

Table 1. Electrical Characteristics

(continued)

Parameters

Acceleration (g) sensitivity,

Gamma Vector

Symbol

F_g

Min.

–

Typ.

–

Max.

0.1

Unit

ppb/g

Condition

Low sensitivity grade; total gamma over 3 axes; 15 Hz to 2 kHz; MIL-

PRF-55310, computed per section 4.8.18.3.1

Rugged Characteristics

LVCMOS Output Characteristics

Duty Cycle

Rise/Fall Time

Output High Voltage

Tr, Tf

VOH

–

90%

–

1.2

–

2.0

–

Vdd

f = 1 to 137 MHz

f = 137.000001 to 150 MHz

20% - 80%, default derive strength

IOH = -4 mA (Vdd = 3.0V or 3.3V)

IOH = -3 mA (Vdd = 2.8V and Vdd = 2.5V)

IOH = -2 mA (Vdd = 1.8V)

IOL = 4 mA (Vdd = 3.0V or 3.3V)

IOL = 3 mA (Vdd = 2.8V and Vdd = 2.5V)

IOL = 2 mA (Vdd = 1.8V)

Output Low Voltage

VOL

–

10%

Vdd

Input Characteristics

Input High Voltage

Input Low Voltage

Input Leakage Current

VIH

VIL

70%

–

Startup Time

Enable/Disable Time

Resume Time

Spread Enable Time

Spread Disable Time

Cycle-to-cycle jitter

T_start

T_oe

T_resume

T_sde

T_sdde

T_ccj

–

Note:

Contact SiTime

for ±20 ppm options.

–

-2.3

2.8

-24.6

3.2

–

10.5

10.8

–

30%

–

215

–

Vdd

µA

µs

Jitter

f = 148.5 MHz, Vdd = 2.5 to 3.3V, Spread = ON (or OFF)

f = 148.5 MHz, Vdd = 1.8V, Spread = ON (or OFF)

Pin 1, OE or

Pin1,

logic low

Pin1,

logic high

Pin1, OE / SD logic low

Pin1, OE / SD logic high

Measured from the time Vdd reaches its rated minimum value

f = 148.5 MHz. For other frequencies, T_oe = 100 ns + 3 * cycles

Measured from the time ST pin crosses 50% threshold

Measured from the time SD pin crosses 50% threshold

Startup and Resume Timing

Table 2. Spread Spectrum %

[3]

Ordering Code

Center Spread

(%)

±0.125

±0.250

±0.390

±0.515

±0.640

±0.765

±0.905

±1.030

±1.155

±1.280

±1.420

±1.545

±1.670

±1.795

±1.935

±2.060

Down Spread

(%)

-0.25

-0.50

-0.78

-1.04

-1.29

-1.55

-1.84

-2.10

-2.36

-2.62

-2.91

-3.18

-3.45

-3.71

-4.01

-4.28

Table 3. Spread Profile

[2,3]

Spread Profile

Triangular

Hershey-kiss

Random

Notes:

2. In both Triangular and Hershey-kiss profiles, modulation rate is

employed with a frequency of ~31.25 kHz. In random profile,

modulation rate is ~ 8.6 kHz.

3. The random profile supports up to ±1.030% center spread or -

2.10% down spread (ordering codes A through H).

Rev 1.01

Page 2 of 13

www.sitime.com

SiT9045

AEC-Q100, 1 to 150 MHz EMI Reduction Oscillator

Table 4. Pin Description

Symbol

OE /

NC / SD

Output

Enable

Standby

Functionality

[4]

: specified frequency output

L: output is high impedance. Only output driver is disabled.

H : specified frequency output

L: output is low (week pull down). Device goes to sleep mode.

Supply current reduced to I_std.

Pin1 has no function (Any voltage between 0 and Vdd or Open)

H: Spread = ON

L: Spread = OFF

Electrical ground

Oscillator output

Power supply voltage

[5]

[4]

Top View

OE /

NC / SD

VDD

No Connect

Spread

Disable

Notes:

GND

OUT

VDD

Power

Output

Power

GND

OUT

Figure 1. Pin Assignments

4. In OE or

mode, a pull-up resistor of 10 kΩ or less is recommended if pin 1 is not externally driven. If pin 1 needs to be left floating, use the NC option.

5. A capacitor of value 0.1 µF or higher between Vdd and GND is required.

Table 5. Absolute Maximum Limits

Attempted operation outside the absolute maximum ratings may cause permanent damage to the part. Actual performance of

the IC is only guaranteed within the operational specifications, not at absolute maximum ratings.

Parameter

Storage Temperature

Vdd

Electrostatic Discharge

Soldering Temperature (follow standard Pb free soldering guidelines)

Junction Temperature

[6]

Note:

6. Exceeding this temperature for extended period of time may damage the device.

Min.

-65

-0.5

–

Max.

150

2000

260

150

Unit

°C

Table 6. Maximum Operating Junction Temperature

[7]

Max Operating Temperature (ambient)

85°C

105°C

125°C

Note:

7. Datasheet specifications are not guaranteed if junction temperature exceeds the maximum operating junction temperature.

Maximum Operating Junction Temperature

95°C

115°C

135°C

Table 7. Environmental Compliance

Parameter

Mechanical Shock

Mechanical Vibration

Temperature Cycle

Solderability

Moisture Sensitivity Level

Condition/Test Method

MIL-STD-883F, Method 2002

MIL-STD-883F, Method 2007

JESD22, Method A104

MIL-STD-883F, Method 2003

MSL1 @ 260°C

Rev 1.01

Page 3 of 13

www.sitime.com

SiT9045

AEC-Q100, 1 to 150 MHz EMI Reduction Oscillator

Timing Diagrams

Vdd

90% Vdd

Vdd

50% Vdd

T_resume

Pin 4 Voltage

T_start

No Glitch

[8]

during start up

ST Voltage

CLK Output

T_start: Time to start from power-off

CLK Output

T_resume: Time to resume from ST

Figure 2. Startup Timing

Figure 3. Standby Resume Timing (ST Mode Only)

Vdd

50% Vdd

OE Voltage

T_oe

Vdd

OE Voltage

50% Vdd

T_oe

CLK Output

T_oe: Time to re-enable the clock output

CLK Output

T_oe: Time to put the output in High Z mode

Figure 4. OE Enable Timing (OE Mode Only)

Figure 5. OE Disable Timing (OE Mode Only)

Vdd

50% Vdd

SD Voltage

T_sde

SD Voltage

Vdd

50% Vdd

Frequency

Deviation (%)

T_sdde

Modulation period = 32µs (31.25kHz)

Time (s)

Frequency

Deviation (%)

Time (s)

Figure 6. SD Enable Timing (SD Mode Only)

Note:

8. SiT9045 has “no runt” pulses and “no glitch” output during startup or resume.

Figure 7. SD Diable Timing (SD Mode Only)

Rev 1.01

Page 4 of 13

www.sitime.com

SiT9045

AEC-Q100, 1 to 150 MHz EMI Reduction Oscillator

Performance Plots

1.8 V

2.5 V

2.8 V

3.0 V

3.3 V

1.8 V

2.5 V

2.8 V

3.0 V

3.3 V

5.4

8.0

Current Consumption (mA)

5.2

5.0

4.8

4.6

4.4

100

120

140

OE Disable Current (mA)

7.5

7.0

6.5

6.0

5.5

5.0

4.5

4.0

100

120

140

Frequency (MHz)

Figure 8. Current Consumption vs Frequency

Figure 9. OE Disable Current vs Frequency

1.8 V

2.5 V

2.8 V

3.0 V

3.3 V

DUT1

DUT8

DUT15

DUT2

DUT9

DUT16

DUT3

FUT10

DUT17

DUT4

DUT11

DUT18

DUT5

DUT12

DUT19

DUT6

DUT13

DUT20

DUT7

DUT14

2.5

2.0

Frequency stability (ppm)

100

120

140

Standby Current (µA)

1.5

1.0

0.5

0.0

-5

-10

-15

-20

-40

-20

100

120

Frequency (MHz)

Temperature (°C)

Figure 10. Standby Current vs Frequency

Figure 11. Frequency vs Temperature

1.8V

2.5V

2.8V

3.0V

3.3V

Peak Cycle -to - Cycle Jitter (ps)

100

120

140

Frequency (MHz)

Figure 12. Cycle-to-cycle Jitter vs Frequency

(Spread profile: Triangular, Spread type: center,

Spread percentage: ±2.060%)

Rev 1.01

Page 5 of 13

www.sitime.com

More (Only the first 5 pages are displayed. Please Download Datasheet to view the full content.) >

Recommended Resources

Intelligent fire alarm system circuit module design drawing

L292 extended output current circuit

LM723 high precision regulated power supply

Large dynamic range analog multiplication and division circuit diagram

automatic greeting circuit

Computer motherboard circuit diagram 440LX_12

How to add a box to the monitor to track the object: Brothers, please help me. I have written the tracking and positioning code for dynamic objects and have successfully ported it to the DSP. But now there is a problem: I want to mark the dynamic object...; yyy1989 DSP and ARM Processors

This week's highlights: [b][url=http://www.deyisupport.com/blog/b/signalchain/archive/2017/07/01/cmrr-1.aspx]What You Need to Know About CMRR - Op Amps (Part 1)[/url][/b][font=微软雅黑][size=4][color=#000000]I think about common...; 橙色凯 Analogue and Mixed Signal

A wince pb Attach Device failure problem: I have a question about the failure of Attach DEVICE of wince pb. I used pb to customize an OS according to the wizard, and used emulator to simulate it. At first, the connection was successful, but l...; domoon Embedded System

The problem that stm32uart2 cannot receive 0xff: I have a question for the moderator. I use UART2 to receive data. When receiving a packet of data, I found that the other data are correct, but there is a missing 0xff in the middle. What is going on?...; bjhualin stm32/stm8

A small question about the SPI interface: In one-to-one communication, if the chip select enable is not low, can the host send data to the slave?...; hwl ARM Technology

Methods for reading HDL programs: To understand the circuit description, you only need to pay attention to three aspects: 1. First, understand the function and processing process 2. Signal connection (there are many module levels, and...; eeleader FPGA/CPLD

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components